A Nanometer-Base Silicon Bipolar Transistor Using an Ultra-Shallow Gallium Diffusion Process

Mamoru UGAJIN, Shinsuke KONAKA and Yoshihito AMEMIYA NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-01 Japan

A new base-forming process using gallium as a p-type dopant was developed. In this process, a shallow and heavily doped base junction is formed by gallium diffusion from gallium-implanted SiO_2 film. The base Gummel number is controlled by ion implantation into the SiO_2 film. For example, a 500Å base junction with a surface concentration of 5 x 10^{18} cm⁻³ can easily be formed with good control. This process is applied for fabricating an NPN planer-type transistor, and the result shows that this process is suitable for forming "nanometer base" bipolar devices.

INTRODUCTION

High speed LSI devices have been achieved with Si bipolar transistors having a very shallow base junction⁽¹⁾,⁽²⁾ with small lateral dimension. The further reduction of the base width is one of the most important requirements for improving operating speeds. A two-dimensional numerical calculation has shown that the cut-off frequency (f_T) of a bipolar transistor can approach about 40GHz, as shown in Fig.1, if the base width can be reduced less than 400Å.

In a conventional base-forming process using boron ion-implantation, however, it is difficult to reduce the base width below $\emptyset.l\mu m$ because of base spreading caused by the channeling effect^{(3),(4)}. Moreover, although especially high doping is needed in the shallow base structure to obtain low base resistance and high punch-through voltage, the ion-implantation process cannot meet even this demand because crystal damage is unavoidable at high implanting concentrations^{(5),(6)}.

This paper proposes a new base-forming



Fig.l Performance expectation of a Si bipolar transistor. f_{T} : cut-off frequency W_{B} : base width I_{C} : current density

process using gallium (Ga) as a dopant. In this process, a shallow and heavily doped base junction is formed in Si by thermal diffusion without crystal damage. In the follwing sections, the process steps and the gallium-diffusion behavior are described. The characteristics of the transistor fabricated by this process will be also shown.

PROCESS

This base-forming process is a combination of ion-implantation and thermal diffusion, and is shown in Fig.2. The process steps are as follows.

(1) A SiO₂ layer and then a Si_3N_4 layer are formed onto a Si substrate. Then gallium is ion-implanted into the SiO₂ layer. (Fig.2-1)

(2) The gallium is introduced into the Si substrate by thermal diffusion from the gallium-implanted SiO₂ layer. (Fig.2-2)

Here, the p-type base junction is formed in the Si substrate. In transistor fabrication, the following step is also performed.

(3) An emitter is formed by arsenic diffusion from an arsenic-implanted polysilicon layer. Then base-contact windows are opened, and Al electrodes are formed. (Fig.2-3)

In this process, gallium is introduced into Si by thermal diffusion, not by ionimplantation, so there is no channeling effect or crystal damage. The gallium diffusion into Si is not significantly influenced by the variability of the SiO₂ film-thickness, since gallium diffusion in SiO₂ is much faster than that in silicon. The total doping quantity, i.e. base Gummel number, is controlled by ion implantation. Thus, a very shallow and highly concentrated gallium base junction is precisely formed.

EXPERIMENTAL RESULTS AND DISCUSSION

The gallium diffusion behavior in this process was investigated by SIMS method. Figure 3 shows an example of gallium-concentration profile in the $Si_3N_4/SiO_2/Si$ structure after heat treatment. The initial profile of implanted gallium is shown by a dashed line.

It seems that implanted gallium in





(2)Thermal diffusion











Fig.3 Typical example of gallium diffusion in the $\text{Si}_3\text{N}_4/\text{SiO}_2/\text{Si}$ structure.

gallium dose: l x 10^{15} cm⁻², 160keV Si₃N₄: 300Å, SiO₂: 5000Å a: Before heat treatment, b: After 900°C-30min heat treatment

SiO₂ seperates into two components: "mobile" gallium and "immobile" gallium. The diffusion coefficient of the mobile gallium in SiO2 is extremly large, more than 4~6 orders higher than gallium diffusion coefficient in Si. On the other hand, the immobile gallium hardly diffuses at all in SiO2 even at 1000~1100°C. The mechanism of this phenomenon is not clear and is now under investigation. The mobile gallium flows so fast in SiO2 that it immediately reaches the SiO2/Si interface and diffuses into the Si substrate. At the SiO2/Si interface, gallium concentrates in the Si side, because the segregation coefficient is greater than one. This favors a heavily doped base layer forming.

Figure 4 shows a gallium diffusion profile in Si at various diffusion times. In this example, a 500\AA diffused layer with a concentration of 5 x 10^{18}cm^{-3} is obtained at 900°C by a 20min heat treatment. The gallium diffusion coefficient in Si was measured at $800 \sim 1000^{\circ}\text{C}$, and was found to be slightly larger than that of boron.

Using this process, planer transistors with a gallium doped base were fabricated. Figure 5 shows the current gain h_{FE} , the emitter-collector breakdown voltage V_{CEO} and the emitter-base breakdown voltage V_{EBO} of the fabricated transistors, as functions of gallium dose. The base junction was formed by annealing for 60min at 900 °C. As the gallium dose increases, V_{CEO} increases and h_{FE} and V_{EBO} decrease. This result indicates that the base doping concentration and the base width increase with the gallium implantation dose.

Figure 6 shows the collector current I_C vs. collector-emitter voltage V_{CE} characteristic of the transistor with a 2 x 10^{14} cm⁻² gallium dose. Current gain of $70 \sim 100$ was obtained. The Gummel plot in Fig.7 shows that the leak current at the



Fig.4 Gallium profiles at 900°C by a:0min, b:20min, c:60min, d:240min heat treatment. gallium dose: 1 x 10¹⁴cm⁻², 50keV Si₃N₄: 200Å, SiO₂: 1000Å



Fig.5 Transistor parameters (h_{FE} and breakdown voltages) for various gallium dose.



Fig.6 Typical I_C-V_{CE} characteristics (V:100µA/div,H:1V/div, 1µA/step)

junctions is sufficiently low. Figure 8 shows the SIMS-measured doping profiles of the base and the emitter regions. For comparison, ion-implanted boron base profiles with the same base width are also shown. The gallium base has a very sharp profile with a peak concentration several times larger than that of the boron base.

SUMMARY

The new base-forming process using gallium as a dopant was described. In this process, a heavily doped, shallow gallium diffusion layer can be formed without crystal damage. A sharp base profile with a large doping concentration can be obtained, which is impossible in the conventional boron-implanted base. This process is very useful for forming shallow base junctions, and will greatly contribute to the fabrication of high-speed devices.

ACKNOWLEDGMENTS

The authors wish to express thanks to Drs. M. Kondo, N. Ohwada and T. Sakai for their continuous encouragement.

REFERENCES

- (1)T. Sakai et al, Electro. lett. <u>19</u> No.8 (1983) 283.
- (2)T. Sakai et al, IEDM technical digest (1985) 18.
- (3)A. E. Michel et al, Appl. Phys. lett. <u>44</u> (1984) 404.
- (4)R. G. Wilson, J. Appl. Phys. <u>54</u> (1984) 6879.
- (5) M. Tamura, J. Cryst. Soc. Japan <u>19</u> (1977) 187.
- (6)Daivid G. Beanland, Solid State Electronics 21 (1978) 537.



Fig.7 Typical Gummel plot of the transistor. I_C: collector current I_B: base current



Fig.8Doping profiles of the base and emitter regions.

- (a) gallium profile
 - " in the gallium base transistor
- (b) boron profile

in the ion-implanted base transistor. Arsenic emitter profile is the same for both transistors.