Extended Abstracts of the 19th Conference on Solid State Devices and Materials, Tokyo, 1987, pp. 343-346

# **Device Structure and Electrical Characteristics of SST-CMOS**

Yasuyuki TANABE, Yoshiji KOBAYASHI, Yousuke YAMAMOTO and Tetsushi SAKAI

### NTT Electrical Communications Laboratories

3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa Pref., 243-01 Japan

A new CMOS process technology has been developed by using SST (Super Self-aligned process Technology) process. Only one photo mask is needed to form transistor active regions including the source, drain junction, and gate. Large transconductance values of 110 mS/mm for the NMOS and 71 mS/mm for the PMOS at  $V_{\rm DS}$ ,  $V_{\rm GS}$ =5 V are obtained. A minimum propagation delay time (fanin = fanout = 1) of 220 psec/gate at  $V_{\rm DD}$ =5 V is attained by a 51-stage CMOS ring oscillator.

## 1.Introduction

Recently CMOS LSIs have been widely used for large integrated memory and logic LSIs, because of low power dissipation. In order to achieve higher logic speed, device size is reduced with an advance of fine pattern lithography or self-aligned technology.

In this paper, a new type of CMOS process, called SST-CMOS, is proposed. A cross section of an SST-CMOS is shown in Fig. 1. This device can be fabricated using a high-speed bipolar SST (Super Selfaligned process Technology) <sup>(1)</sup> process with only minor modifications. From one gate mask pattern, the dimensions of active areas including gate length, spacing between source and gate and drain and gate, and contact width of source and drain are determined through self-alignment. Therefore, submicron source, drain and gate regions are achievable which will easily lead to high performance CMOS devices.

In the following sections, device structure, fabrication process, basic electrical characteristics, and CMOS inverter characteristics of the newly developed SST-CMOS are presented.

## 2. Fabrication Process

The main parts of the SST-CMOS process are shown in Fig. 2. The devices were fabricated on (111) p type Si wafers. As well as conventional process, a P well was formed by boron ion implantation into an N<sup>-</sup> epitaxial layer after the isolation process.

The SST-CMOS process begins with the  $Si_3N_4$ ,  $SiO_2$  and undoped poly Si film deposition step. Next, the poly Si is locally oxidized for making poly Si islands. Boron ions are implanted into the poly Si island in preparation for the PMOS poly Si electrode and phosphorus ions are implanted for the NMOS poly Si electrode. The gate window is formed in the poly Si island. During this process, the poly Si island is separated into source and drain electrodes as shown in Fig. 2(a). In the next step, the  $Si_3N_4$  and  $SiO_2$  films on the gate, source and drain contact regions are side-etched through the gate window by means of the SST





process as shown in Fig. 2(b). The sideetched region under the first poly Si is filled in with undoped poly Si and the unnecessary regions are etched away. The filling poly Si and the substrate of the active region are oxidized. The source and drain areas are formed by diffusion from highly doped poly Si electrodes. Since contact width of the source and drain diffusion area is reduced to 0.3 ~ 0.5 µm. the source and drain junction capacitances can be reduced to less than that of conventional self-aligned MOSs. Channel doping for threshold voltage control is done by ion implantation only in the underchannel region through the gate window as shown in Fig. 2(c). After etching away the SiO2 in the active region, a 15 nm gate oxide layer is formed. Gate electrodes are formed by arsenic doped poly Si for the NMOS, and boron doped poly Si for the PMOS as shown in Fig. 2(d). The first level wiring, which is 2 µm wide with 1.25 µm spacing, is made of Si-doped aluminum. All metal electrodes contact with highly doped poly Si. Finally, wafers are annealed in H2 ambience.

# 3. Static Device Characteristics

A cross sectional SEM photograph of the PMOS is shown in Fig. 3. From one photo mask pattern, a 1  $\mu$ m long gate, 0.5  $\mu$ m source and drain contact width are realized. The I<sub>D</sub>-V<sub>D</sub> characteristics of the NMOS and PMOS



Fig. 3. Cross sectional SEM photograph of SST-PMOS.

devices, both with 1 µm long and 20 µm wide gates, are shown in Fig. 4. The drain breakdown voltage is 5 V for the NMOS and 10 V for the PMOS. Subthreshold factor S at  $V_{DS}$ =5 V is 106 mV/decade. This is the same value at  $V_{DS}=\emptyset.1$  V for both NMOS and PMOS as shown in Fig. 5. The channel doping method of the SST-CMOS has the additional advantage of making the channel more resistant to punch-through in submicron channel length devices without increasing source and drain junction capacitances. The minimum drain leakage current per gate width is 0.41 pA/um for the NMOS and 0.76 pA/µm for the PMOS. The maximum transconductance is 110 mS/mm for the NMOS and 71 mS/mm for the PMOS at V<sub>DS</sub>, V<sub>GS</sub>=5 V. Threshold voltage, which is controlled by channel doping, is 0.66 V for the NMOS and Ø.54 V for the PMOS. The value of threshold voltage was measured from the square root of the drain current versus VGS at V<sub>DS</sub>=V<sub>GS</sub>. Threshold voltage dependence on channel length is shown in Fig. 6. The threshold voltage is the same value at a larger channel length over 2 µm, but the value gradually increases as gate length decreases. The similar effect is also discussed for the concave MOS structures<sup>(2)</sup>. Moreover, it is conjectured that the effect is enhanced by the source and drain junction shape of SST-CMOS which are graded towards the channel region. Source and drain series resistance is 2.95 ohms for the NMOS and 30.9 ohms for the PMOS with a gate width of 200 µm. The PMOS has higher source and drain resistances, because segregation of boron occurs during oxidation. By reducing the source and drain series resistance, a larger transconductance value is expected. Source and drain junction capacitance is 37.5 fF for the NMOS and 20.5 fF for the PMOS with a Ø.5 µm long by 20 µm wide junction. Field effect mobility eliminating



Fig. 4.  $I_D - V_D$  characteristics of SST-NMOS(4-a) and PMOS(4-b) with 20  $\mu$ m wide by 1  $\mu$ m long gate.



Fig. 5. Subthreshold characteristics of SST-NMOS(5-a) and PMOS(5-b).

the source and drain resistances effect was 354 cm<sup>2</sup>/Vsec for the NMOS and 236 cm<sup>2</sup>/Vsec for the PMOS with a gate length of 1 µm and a gate width of 200 µm at V<sub>DS</sub>=0.1 V.

## 4. Propagation delay time

To evaluate the speed and power performance of these devices, a 51-stage CMOS ring oscillator with an output buffer circuit was fabricated and is shown in Fig. 7. Propagation delay time of the CMOS ring oscillator versus supply voltage is shown in Fig. 8. The minimum delay time of the CMOS with W/L=20 µm / 1 µm for both NMOS and PMOS was 220 psec/gate at VDD=5 V. The output waveform of the CMOS ring oscillator at  $V_{DD}$ =5 V is shown in Fig. 9.

### 5. Summary

A high speed SST-CMOS was developed by using a high-speed bipolar SST process. Large transconductance values of 110 mS/mm for the NMOS and 71 mS/mm for the PMOS and a superior switching time of 220 psec/gate at V<sub>DD</sub>=5 V was achieved.

#### Acknowledgment

The authors wish to thank Dr. M. Kondo and Dr. N. Ohwada for their encouragement and the members of the High Speed Integration Section for their support in fabricating the devices.

## References

(1) Y. Kobayashi et al., Digest Tech. Papers, Symp. on VLSI Technology, p40(1985). (2) K. Natori et al., IEEE Trans. Electron Devices, vol.ED-26, p448(1978).



Fig. 6. Threshold voltage dependence on channel length.













