Extended Abstracts of the 20th (1988 International) Conference on Solid State Devices and Materials, Tokyo, 1988, pp. 81-84

# A High Integrity and Low Resistance Ti-Polycide Gate Using a Nitrotgen Ion Implanted Buffer Layer

K. Kobushi, S. Okada, S. Kameyama, and K. Tsuji

Basic Research Laboratory, Semiconductor Research Center, Matsushita Electric Industrial Co., Ltd. Yagumo-Nakamachi, Moriguchi, Osaka, 570 Japan

A Ti-polycide gate system which has high dielectric strength and low resistivity using a nitrogen ion implanted buffer layer has been developed. The buffer layer of an approximately 30 nm thick non-stoichiometric silicon nitride is formed with  $N_2^+$  dose below  $5.0 \times 10^{16}$  cm<sup>-2</sup> at an acceleration energy of 15 keV. It can prevent intermixing of a Ti-silicide film and a polysilicon film, and can improve dielectric strength without increasing resistance between those films.

## **INTRODUCTION**

A titanium disilicide-polysilicon-gate structure has enormous low-field breakdowns which are caused by the diffusion of titanium atoms into the polysilicon film. Some methods of improving dielectric strength of metal and polycide gates by using robust buffer layers such as thin LPCVD silicon nitride films are reported [1], [2], [3]. The robust buffer layer has high resistance between the metal / silicide layer and the polysilicon layer, and is not yet free from low-field breakdowns.

This paper reports a new technology of attaining high dielectric strength of a titanium disilicide-polysilicon-gate by using a nitrogen ion implanted buffer layer while maintaining its low resistivity and low resistance between the titanium disilicide layer and the polysilicon layer. The fabrication process is very simple. The new gate is expected for high speed VLSIs because of its low resistivity.

## FABRICATION PROCESS

Fabrication process steps of transistors with this new gate system are shown in Fig. 1. A 200

nm thick polysilicon film was deposited on a 10 nm thick thermal silicon dioxide film grown on a silicon substrate, and a phosphorus diffusion into the polysilicon film was carried out. N2+ ions were implanted into the polysilicon film with doses of  $1.0 \times 10^{16} \sim 1.0 \times 10^{17}$  cm<sup>-2</sup> at an acceleration energy of 15 keV, to form a shallow nitrogen-rich buffer layer. A 200 nm TiSi2.4 film was deposited by DC magnetron sputtering. A thin silicate glass film was deposited to prevent an oxidation of the TiSi2.4 film. These films were patterned at a time by reactive ion etching to form a gate electrode. After forming conventional source/drain of p-channel MOSFETs and LDD source/drain of n-channel MOSFETs, an annealing in N2 at 900 ~ 1000 °C for 30 ~ 60 minutes was carried out.

#### **RESULTS and DISCUSSIONS**

Transmission electron microscopy (TEM) cross-sectional micrographs of gate electrodes after an annealing at 900°C, 60min are shown in Fig. 2. Figure 2 (a) is the cross-sectional view of this gate system with  $N_2^+$  dose  $2.5 \times 10^{16}$  cm<sup>-2</sup>,



Fig. 1. Fabrication process steps of transistors with  $N_2^+$  ion implanted Ti-polycide gate structure.

and Fig. 2 (b) is the cross-sectional view of a conventional polycide gate system ( without a buffer layer ). It was found that  $N_2^+$  ion implantation had formed an approximately 30 nm thick buffer layer. The buffer layer was very flat and the boundaries both at a TiSi<sub>2.4</sub> film and a polysilicon film were very sharp. But at the conventional polycide gate system, the boundary of TiSi<sub>2.4</sub> film and a polysilicon film was vague.

Figure 3 (a) and (b) shows X-ray photoelectron spectroscopy (XPS) analysis of the buffer layer after the N<sub>2</sub> annealing with a N<sub>2</sub><sup>+</sup> dose  $2.5 \times 10^{16}$  cm<sup>-2</sup> and  $7.5 \times 10^{16}$  cm<sup>-2</sup> respectively. It was found that a nonstoichiometric silicon nitride (SiN<sub>x</sub> [x < 1.3]) was the principal chemical state of silicon at a N<sub>2</sub><sup>+</sup> dose  $2.5 \times 10^{16}$  cm<sup>-2</sup>. Titanium atoms were included in the buffer layer, but no titanium atom which passed through the buffer layer was observed by other XPS analysis. It was also



Fig. 2. TEM cross-sectional micrographs of gate electrodes after an annealing at 900 °C, 60 min, (a) with a buffer layer with  $N_2^+$  doses of 2.5 × 10<sup>16</sup> cm<sup>-2</sup>, (b) without a buffer layer.

Fig. 3. XPS analysis of nitrogen ion implanted buffer layers after an annealing at 900 °C, 30 min with a N2<sup>+</sup> dose, (a)  $2.5 \times 10^{16}$  cm<sup>-2</sup>, (b)  $7.5 \times 10^{16}$  cm<sup>-2</sup>.

found that a stoichiometric silicon nitride ( $Si_3N_4$ ) was the dominant compound at a  $N_2^+$  dose 7.5  $\times 10^{16}$  cm<sup>-2</sup> and the buffer layer suppressed diffusion of titanium atoms effectively.

A comparison of dielectric breakdown characteristics of MOS capacitors between this gate system with a N<sub>2</sub><sup>+</sup> dose  $2.5 \times 10^{16}$  cm<sup>-2</sup> and a conventional polycide gate system are shown in Fig. 4. Figure 4 (a) shows results after annealing in N<sub>2</sub> at 900 °C for 60 min, and Fig. 4 (b) shows those after annealing in N<sub>2</sub> at 1000 °C for 60 min. The thickness of TiSi<sub>2.4</sub> films and that of polysilicon films were 200 nm, respectively. The thickness of the gate oxide was 10 nm, and area of the gate electrode was 10 mm<sup>2</sup>. The breakdown characteristic of this technology had very sharp distribution and the breakdown field was higher than 8 MV/cm at  $1.0 \times 10^{-4}$  A/cm<sup>2</sup>.

Figure 5 shows series contact resistances of



Fig. 4. Dielectric breakdown histograms of MOS capacitors (100 chips) without buffer layer gate system and with  $N_2^+$  ion implanted buffer layer gate system, after annealing in  $N_2$ , (a) 900 °C, 60 min, (b) 1000 °C, 60 min. The thickness of TiSi<sub>2.4</sub> films and that of polysilicon films are 200 nm respectively, and gate area is 10 mm<sup>2</sup>.

1.9  $\mu$ m × 1.9  $\mu$ m size between TiSi<sub>2.4</sub> films and polysilicon films as a function of N<sub>2</sub><sup>+</sup> dose, measured by the Kelvin method. There was no increase of the series contact resistance up to N<sub>2</sub><sup>+</sup> doses 5.0 × 10<sup>16</sup> cm<sup>-2</sup>. At a N<sub>2</sub><sup>+</sup> dose 7.5 × 10<sup>16</sup> cm<sup>-2</sup>, however, they were drastically increased because a stoichiometric silicon nitride film was formed. And sheet resistance of the gate electrode of this technology was still kept as low as 1.4 Ω/square.

As shown in Fig. 6, excellent subthreshold characteristics were obtained for both p-channel and n-channel devices with this technology of which  $L_{mask}$  were 0.8 µm. And no indication of damage by N<sub>2</sub><sup>+</sup> ion implantation was shown.

Table 1 shows propagation delay time of this gate system, measured by using 61-stages CMOS type ring oscillators.  $W_{mask}$  of p-channel MOSFETs and n-channel MOSFETs were 30  $\mu$ m and 20  $\mu$ m, respectively, and  $L_{mask}$  were 0.8  $\mu$ m. Supplying the oscillator with 5 V, short delay time of 150 psec / stage and power dissipation of 80  $\mu$ W / stage were obtained.



Fig. 5. Series contact resistances between TiSi<sub>2.4</sub> films (200 nm) and polysilicon films (200 nm) through buffer layers versus N<sub>2</sub><sup>+</sup> doses. The area of a contact hole is 1.9  $\mu$ m × 1.9  $\mu$ m, and annealing condition is 900 °C, 60 min in N<sub>2</sub>.



Fig. 6. Subthreshold characteristics for p-channel MOSFET and nchannel MOSFET with nitrogen ion implanted buffer layer technology. The thickness of  $TiSi_{2,4}$  films and that of polysilicon films are 200 nm respectively.

Table 1 Propagation delay time of this technology measured by using 61-stages CMOS type ring oscillators fabricated using nitrogen ion implanted buffer layer technology.  $L_{mask}$  is 0.8 µm,  $W_{mask}$  of p-channel MOSFET and n-channel MOSFET are 30 µm and 20 µm respectively, and  $t_{ox}$  is 10 nm.

Gate electrode structure	t <sub>pd</sub> ** [psec / stage ]	Power dissipation [ µW / stage ]
TiSi <sub>2.4</sub> / N <sub>2</sub> <sup>+</sup> i/i / poly-Si ( 200 nm ) *** ( 200 nm )	150	80

\* Annealing in N 2 at 900°C for 30 min.

\*\* V<sub>DD</sub> : 5V

\*\*\*N<sub>2</sub><sup>+</sup> dose : 2.5 x 10<sup>16</sup> cm<sup>-2</sup>

#### CONCLUSION

The titanium disilicide film / nitrogen ion implanted buffer layer / polysilicon film gate structure for VLSIs, which can attain both high dielectric strength > 8 MV/cm and low resistivity <  $1.4\Omega$ /square, has been developed. The buffer layer can improve dielectric strength of Tipolycide gate without increasing resistance between titanium disilicide film and polysilicon film. This structure can reduce interconnection resistance by over an order of magnitude as compared with a polysilicon gate. Consequently, this technology is expected for realizing high speed VLSI circuits.

### ACKNOWLEDGMENT

The authors wish to thank T. Yoshida, and K. Tateiwa for their cooperation in fabricating samples, Y. Yoshioka, and O. Shippou for their cooperation in analyzing samples. They also wish to thank H. Esaki for his helpful discussions.

#### REFERENCES

[1] T. Ito, *et al., Trans. Elec. Dev.*, vol. ED-33, p.464, 1986.

[2] Y. Mikata, et al., Ext. Abst. 48th, Autumn, Japan Soc. Appl. Phys. p. 510, 1987.

[3] T. Hori, et al., VLSI Sym. Tech. Dig., p. 63, 1987.