Extended Abstracts of the 20th (1988 International) Conference on Solid State Devices and Materials, Tokyo, 1988, pp. 221-224

Physical Modeling of MOSFET Degradation Induced by High-Energy Hot-Carriers

A. Hiroki and S. Odanaka

Semiconductor Research Center Matsushita Electric Industrial Co., Ltd. Moriguchi, Osaka 570, Japan

A physical model of hot-carrier induced MOSFET degradation is proposed. The model is based on an accurate gate current model and an extended mobility model. The injection process of high-energy carriers in avalanche region is successfully modeled. In addition, it is shown that the screening effect in the mobility model plays an important role in simulating the drain current and transconductance degradation. The present model allows the simulation of structure related hot-carrier induced MOSFET degradation.

Introduction

The hot-carrier induced device degradation has become a major problem in the scaling of MOSFET's. To model the hot-carrier effects, previous authors have considered the hot-carrier generation, emission process, carrier transport in the oxide, and oxide charge generation^{1),2)}. They have modeled the hot-carrier effects only caused by the channel hot-electrons.

In this work, a physical model of hot-carrier induced MOSFET degradation is proposed. The injection process of high-energy hot-carriers is accurately modeled. By comparing with the experimental data of gate currents, the effect of the high-energy hot-carreir injection is investigated in avalanche regions. In addition, the mobility model is exteded including the screening effect of Coulomb scattering. It is shown that the screening effect plays an important role in modeling the drain current associated with device degradation.

Model of Device Degradation

The gate current model for device degradation simulations consists of calculating the carrier energy, the emission probability, the injection current, and the carrier transport in the oxide. The carrier energy is calculated by using the effective carrier temperature model ³) to treat the steep gradients in the electric field. The emission probability is calculated by using the Richardson's emission model ⁴) which includes the Schottky-barrier lowering, the tunneling effect, and the scattering effect in silicon ¹). Also, the model considers the potential energy difference between the hot-carrier generation point and the injection point at the interface.

To calculate the injection current in the oxide, we propose the following injection model.

$$Jinj(x) = \begin{cases} Jem(\varepsilon) exp(-\frac{x}{\lambda o x}) - Jem(\varepsilon + \Delta \varepsilon) exp(-\frac{x + \Delta x}{\lambda o x}) \\ (\varepsilon > \varepsilon_{B}) (1) \\ Jem(\varepsilon_{B}) exp(-\frac{x}{\lambda o x}) - Jem(\varepsilon_{B}) exp(-\frac{x + \Delta x}{\lambda o x}) \\ (\varepsilon \le \varepsilon_{B}), (2) \end{cases}$$

here \mathcal{E} and $\mathcal{E}_{\mathcal{B}}$ are the conduction band energy of the oxide at point x and at the interface, respectively. $Jem(\varepsilon)$ represents the emission current density for the hot-carriers with energy more than \mathcal{E} at the interface. λox is the mean free path in the oxide. Fig.1 illustrates the hot-carrier injection into the oxide near the drain region for $V_G < V_D$. Equation (1) allows the high-energy carrier injection against the electric field as shown in Fig.1. The injected carriers transport along the electric-field lines and some of them can reach the gate. The interface states are generated by the interaction between hole and electron injections 1).

Moreover, the mobility model is extended from an earlier model ⁵⁾ to calculate the drain current associated with device degradation. The normal electric field dependence of the mobility is written as,

$$\mu(E_{\perp}, N) = \frac{\mu(N)}{1 + q p \mu(N) E_{\perp} (1 + \beta (E_{\perp})^{2/3})^{-1}}$$
(3)

here $\mu(N)$ is a bulk mobility reduced by the impurity scattering. E_{\perp} is the electric field component normal to the current density. α and β are physical parameters. The parameter pis the surface scattering effects as follows,

$$p = p_0 + \sigma \cdot Nf$$

(4)

where p_0 represents the effects of surface roughness and surface phonon scattering. Nf is the interfacial charge density which is generated more than 10^{12} cm⁻² by the hotcarriers. The scattering cross section σ is related to the carrier density in the inversion layer ⁶) in order to include the screening effect of Coulomb scattering.

Effect of High - Energy Hot - Carrier Injection

The present model is incorporated in the process/device simulator: SMART ⁷) and it is compared with the experimental data and the previous model. The previous injection model assumed that the hot-carrier energy is slightly larger than the barrier height. Therefore, no carriers can be injected into the oxide against the electric field even if the carriers have the high-energy.

The effect of high-energy hot-carrier injection is investigated by measuring and simulating the gate current-voltage characteristics for submicrometer MOSFET's in Fig. 2 (a) and (b). The experimental results indicate the shoulder shape of the gate current caused by the injection of the avalanche hot-carriers 8) and it becomes more considerable as the MOSFET's are scaled down to submicrometer dimensions. At the bias condition of $V_G < V_D$, the present model simulates the shoulder shape of the gate current, while the result using the previous model decreases steeply as the gate voltage decreases. To clarify this difference, the injection process is investigated in detail for a 0.7 µm MOSFET. Fig. 3 (a) and (b) show the injection current density at the interface and the gate current density when $V_G = 5.5$ and 3.5 V, respectively. The electric field lines are also shown in Fig. 3 (a) and (b). At the right side of the critical field line A - A', the electric field lines return to the silicon. This means that at the right side of the point A, the gate current density consists of only highenergy hot-carriers injected against the electric field. In Fig. 3 (a), there is relatively little difference between the two models in the gate current density. As the gate voltage decreases, the high-energy carrier injection becomes a major part of the gate current density as shown in Fig. 3 (b) because the critical field line A - A' shifts to the channel side. As a result, the present model can simulate the shoulder shape of the gate current in the avalanche region while the gate current using the previous injection model decreases steeply with the decrease of the gate voltage. As the gate length is scaled down, the carrier energy becomes higher and the carrier injection against the electric field is enhanced. Therefore, the present model can successfully predict the gate length dependence of the shoulder shape of the gate current.

Results in Submicrometer MOSFET

Using the present injection model, the device degradation is simulated before and after stressing at the avalanche region for conventional n-channel MOSFET. The density and distribution of the trapped carriers and the genarated interface states are calculated

from the injection current density. To clarify the screening effect on the mobility reduction, the present model is compared with the experimental data and the non-screening mobility model. The non-screening mobility model assumed that the scattering cross section σ in eq. (4) is constant. The drain current degradations are plotted in Fig. 4 using the two models. The degradations are normalized by the value of the drain current degradation at $V_G = 1.2 V$. As the gate voltage is increased, the difference between the two models increases. In the present model, as the drain current increases, the screening effect moderates the mobility reduction caused by the interfacial charges. In non-screening mobility model, the mobility reduction is induced even in high gate voltage region. This induces the discrepancy of the drain current simulated by the non-screening mobility model. The present mobility model agrees well with experimental data even in high gate voltage In addition, the transconductance regions. degradation at each gate voltage is calculated in Fig. 5. As the gate voltage is increased, Gm degradation using the present mobility model is suppressed. This is consist with the experimental data. These characteristics are inherent in the conventional MOSFET9). In the case of non-screening mobility model, the result gives a parallel shift of Gm which is the inherent characteristics of LDD MOSFET⁹⁾. The screening effect of Coulomb scattering plays an important role in predicting the structure related device degradation.

Conclusion

The model of hot-carrier induced MOSFET degradation have been proposed, which is based on the accurate gate current model and the mobility model including the screening effect of Coulomb scattering. For accurately modeling the gate current, the injection process of high-energy hot-carriers in avalanche region has been successfully modeled. In addition, it has been shown that the screening effect in the mobility model plays an important role in simulating the drain current degradation induced by the hot-carriers. The present model allows the simulation of the structure related hot-carrier induced MOSFET degradation.

Acknowledgment

The authors wish to thank Dr. H. Mizuno, T. Ishihara, Dr. T. Takemoto, Y. Terui, and H. Esaki for their encouragements. The authors also wish to thank T. Hori for measurments and his useful discussions.

References

- 1)K.R.Hofmann, C.Werner, W.Weber, and G. Dorda : IEEE Trans. Electron Devices ED-32 (1985) 691.
- 2)C.L.Wilson and T.J.Russell : IEDM Tech.Dig., p72,1985. 3)T.Toyabe and H.Kodera : Jpn. J. Appl. Phys. 13
- (1974) 1404.
- 4)E. Takeda, H.Kume, T.Toyabe, and S.Asai : IEEE Trans. Electron Devices ED-29 (1982) 611
- 5)A.Hiroki, S.Odanaka, K.Ohe, and H.Esaki : IEEE Electron Device Letters EDL-8 (1987) 231.
- 6)S.A.Schwarz and S.E.Russek : IEEE Trans. Electron Devices ED-30 (1983) 1634.
- 7)S.Odanaka, M.Wakabayashi, H.Umimoto, A.Hiroki, K.Ohe, K.Moriyama, H.Iwasaki, and H.Esaki : ISCAS Proc., p.534, 1987.
- 8)E. Takeda, Y.Nakagome, H.Kume, and S.Asai: IEE Proc., p144, 1983.
- 9)F.C.Hsu and H.R.Grinolds : IEEE Electron Device Letters EDL-5 (1984) 71.



Fig.1 Energy-band diagram near the drain for $V_G < V_D$.



Fig.2 Gate current versus gate voltage at a drain voltage of 6.0V. In two test devices, gate oxide thickness is 15.6 nm and effective channel width is $38.8 \,\mu\text{m}$. (a) The test device has a gate length of $0.7 \,\mu\text{m}$. (b) The test device has a gate length of $0.9 \,\mu\text{m}$.



Fig.4 Normalized drain current degradation versus gate voltage. The test device has a gate length of $0.5 \,\mu$ m, a effective channel width of $8.8 \,\mu$ m, and a gate oxide thickness of $10.2 \,\mu$ m.

Fig.5 Transconductance degradation versus gate voltage. The transconductance is measured at $V_D = 0.1 V$. The test device is similar to that in Fig.4.