Extended Abstracts of the 20th (1988 International) Conference on Solid State Devices and Materials, Tokyo, 1988, pp. 549-552

S-IIIB-1

Invited

Down-Flow Process in VLSI Manufacturing

H. Okano, N. Hayasaka, H. Nishino, K. Horioka and T. Arikado

ULSI Research Center, Toshiba Corp. 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki, 210 Japan

The down-flow reactor in which the wafers are located far from the complex plasma environment is a powerful tool in understanding the neutral chemistry in the plasma. In the course of pursuing the unknown chemistry, a novel down-flow process which is very useful for the VLSI manufacturing has been invented. In aspects of practical use, the down-flow process has the great advantage of damageless processing, and therefore, will be increasingly needed to produce ULSI devices in future.

1. Introduction

In the past ten years, dry etching technologies employing a low temperature plasma have been rapidly introduced into the VLSI production line, because the wet chemical etching processes do not allow fine line engraving to be reproducibly obtained. Especially, a reactive ion etching (RIE)⁽¹⁾, which utilizes energetic ion bombardment, realized the directional etching feature, and strongly promoted the shrinkage of minimum device feature size. The charged particle bombardment, however, involves the generation of serious radiation damage such as gate oxide breakdown⁽²⁾.

As another extreme of dry etching technologies, the down-flow etching⁽³⁾, whose process is carried out using neutral species alone, has been used in VLSI manufacturing. Since the etching feature is usually isotropic, down-flow etching is not applicable to engraving finer patterns. The process, however, is much milder than RIE, which makes it possible to etch various materials without any radiative damage. Because of this great advantage, down-flow etching attracts notice again in VLSI manufacturing, and its concept is now being expanded into other wafer processings^(4~7).

This paper reports recent progress in the down-flow process, and refers to the future trend.

2. Down-flow reactor

Figure 1 shows a layout diagram for down-flow reactor, whose design is called a chemical dry etching



Fig. 1 Layout diagram of down-flow reactor.

system⁽⁸⁾. The reaction chamber is located far from the 2.45 GHz microwave discharge tube. The wafers are chemically etched by transported long lived species such as fluorine atoms.

Since the charged particle bombardment and the UV light irradiation are completely eliminated from the reaction chamber, the wafers do not suffer any radiative damage. Furthermore, the configuration in Fig. 1 offers a very efficient tool for investigating the reaction mechanism for a solid with neutral species, because the wafers are set out of the complex plasma environment. All of the following applications were produced in the course of studying what happens in the gas phase or solid surface.

3. Recent progress attained in the down flow process

3.1 Highly selective Si_3N_4 removal on thin SiO_2 film Si_3N_4 is widely used as a mask material for local oxidation of silicon, $LOCOS^{(9)}$, in VLSI manufactur ing. Since the pad SiO_2 film thickness becomes thin to minimize bird's beak length, Si_3N_4 has to be removed with high selectivity in regard to the underlying pad SiO_2 film. This requirement was achieved employing the gas phase reaction between fluorine and chlorine atoms.

Figure 2 shows Si₃N₄ and SiO₂ etch rates as a function of Cl₂ flow rate⁽⁴⁾, where NF₃ flow rate was kept at 30 sccm. SiO₂ etch rate decreases monotonically with increasing Cl₂ flow rate, and becomes zero at 60 sccm Cl₂ flow rate. On the other hand, Si₃N₄ etch rate maintains a finite value even in the high Cl₂ concentration region. As a result, the etch rate ratio for Si₃N₄ to SiO₂ becomes infinite. By adding a lot of Cl₂ to NF₃, most fluorine atoms are rapidly converted to interhalogen molecules, FCl, by titration reaction with Cl₂ in the gas phase⁽¹⁰⁾. The resultant FCl etches Si₃N₄, whose chemical bond property is rather close to that for Si, while FCl does not react with SiO₂ without any radiative irradiations⁽¹¹⁾.



Fig. 2 Si3N4 and SiO₂ etch rates vs. Cl₂ flow rate at 30 sccm NF₃.

Figure 3 shows results actually applied to Si_3N_4 removal on the thin pad SiO_2 film. Figures 3(a) and (b) show cross sectional views of LOCOS structure after Si_3N_4 removal. Under relatively low selectivity conditions, the chemically weakened portion of SiO_2 at the bird's beak corner was etched first by fluorine atoms, which cause the underlying Si substrate erosion (shown by an arrow in Fig 3(a)). On the other hand, the infinite selectivity allows Si_3N_4 removal with no Si substrate damage (Fig 3(b)).



Fig. 3 Si3N4 removal in LOCOS. Si3N4/SiO₂ selectivities are (a) 10 and (b) infinite, respectively.

3.2 Resist-residue free ashing

An O_2 plasma ashing technique employing a barrel reactor is now used to strip the photoresist after RIE and ion implantation. However, the problem of persistent resist-residue in the VLSI production line is often encountered. Once such a resist-residue remained, it cannot be completely removed, no matter how long ashing is done. This persistent resist-residue problem was solved by the use of reaction of fluorine atoms with water vapor⁽⁵⁾.

The origin of resist-residue is considered to be as follows. During the reaction of resist surface with oxygen atoms, the inner part of the resist is being baked by the heat of reaction⁽¹²⁾. As a result, crosslink reactions such as ester formation or oxidation of novolac resins in the posi-type photoresist take place to produce giant molecules. These crosslinked molecules exhibit strong resistivity for the attack of oxygen atoms, and remain as persistent resist-residue to the last (shown by an arrow in Fig 4(a)).



Fig. 4 Resist ashing after Al RIE. The ashing was implemented by the use of (a) O_2 plasma and (b) reaction between fluorine atoms and water vapor, respectively.

Water vapor was introduced into the reaction chamber to remove native oxide with hydrogen fluoride, which was produced by the following rapid reaction.

$$2F + H_2O \longrightarrow 2HF + O$$

However, against expectation, SiO_2 was not etched at all, and it was found that the resist after Al RIE was etched perfectly at high rate (Fig. 4(b)). In the present ashing technique, fluorine atoms react with resist polymer to extract hydrogen atoms. As a result, the weakened resist polymer is etched off effectively by a lot of oxygen atoms.

3.3 Smoothing roughened surface

Figure 5 shows Si etch rate as a function of O_2 to CF₄ flow rate ratio⁽⁶⁾. The Si etching with fluorine atoms is clearly suppressed by a large amount of O_2 addition. In the high O_2 concentration region, the etching products are oxidized in the gas phase to form low volatile oxyfluoride. The resultant oxyfluoride is redeposited on the Si surface, and limits the etching reaction of Si with fluorine atoms.

Generally, the equilibrium vapor pressure for gas phase species is low at a corner with negative curvature, as compared to that with a positive curvature⁽¹³⁾. Therefore, the oxyfluoride condensed preferentially at the dented plane on the roughened surface. Consequently, the etching proceeds quickly at a corner with positive curvature along with increasing time, which leads to smoothing a roughened surface. This idea is applied to smooth the roughened sidewall of a Si trench, and to round off the bottom corner with negative curvature (Fig. 6).



Fig. 5 Si etch rate vs. O₂ to CF4 flow rate ratio.



Fig. 6 Si trench features of (a) before and (b) after smoothing the roughened sidewall and rounding off the bottom corner with negative curvature, respectively.

3.4 Complete planarization for high aspect ratio grooves

As the minimum feature size for VLSI devices continue to decrease, high aspect ratio processes are required such as the Si trench capacitor and the multilayer metalization. Most of the film deposition techniques, however, cause overhang step coverage, which results in a void in the Si trench and a space between interconnection lines. These problems are not substantially prevented as long as the deposition was implemented by the use of gas phase species.

In order to investigate what kinds of species play important role in the CVD process, the authors separated the oxygen atom generation from the reaction



Fig. 7 Silicon oxide deposition rate vs. substrate temperature.

chamber. In the course of studying the deposition mechanism employing the reaction of oxygen atoms with Si(CH₃)4, it was found that the deposition rate increases with decreasing substrate temperature⁽⁷⁾, as shown in Fig 7 This result demonstrates that lowering substrate temperature enhances the adsorption rate for deposition species Based on this result, the substrate temperature was further reduced to the dew point of the adsorbates. As a result, the high aspect ratio Si trench was successfully filled, and completely planarlized with silicon oxide film, as if the liquid materials flow into the Si grooves just like water (Fig. 8).

In this method, partially oxidized species of $Si(CH_3)_4$, such as $(Si(CH_3)_3)_2O$, flow into the Si trench so as to minimize surface free energy, and is oxidized to change to a solid film from the bottom surface gradually. Therefore, the film properties are determined by the competitive reaction between liquefaction rate for the gas phase deposition species and oxidation rate for the liquefied materials. Actually, good quality film without a methyl group can be obtained by admitting the source gas intermittently, because the liquefied materials are sufficiently oxidized.



Fig. 8 Si trench feature after completely planarlized with silicon oxide film at -40° C.

4. Future trend for down-flow process

In the future ULSI manufacturing, the down-flow process with no radiative irradiation will be used as damage-free surface treatment such as cleaning, because clean and controlled surfaces are increasingly needed to produce ULSI devices. On the other hand, the energetic beam irradiation, whose energy is minimum where the beam-assisted chemical reaction occurs, enables realizing a directional process much milder than RIE⁽¹⁴⁾.

However, beyond such aspects of practical use, the concept of separated system should be incorporated further in the field of plasma chemistry as a simplified research tool. A more precise understanding of complex phenomena in the plasma is the key to success in breaking the high wall in the nanometer field, and on reflection, inventing new applications of the downflow process.

5. Conclusion

The down-flow process has been developed and actually applied to VLSI manufacturing. The wafers are fully separated from the plasma environment, which promises to build up damage free wafer processings such as cleaning, etching, deposition etc. The downflow process employing neutral chemistry will continue to be a key technology in future, as well as an energetic beam-induced process such as RIE.

References

- N. Hosokawa, et al.: Proc. 6th Int. Vacuum Cong., Kyoto, 1973, Jpn. J. Appl. Phys. 13 (1974) suppl. 2, Part I. p 435.
- (2) Y. Yoshida, et al.: Proc. 5th Symp. on Dry processes (Inst. Electr. Eng., Tokyo, 1983) p.4.
- (3) Y. Horiike, et al.: Jpn. J. Appl. Phys. 15 (1976) 13.
- (4) N. Hayasaka, et al.: Solid State Technology/ April (1988) p. 127.
- (5) H. Okano, et al.: Ext. Abst. Electrochemical Society Spring Meeting, Atlanta 88-1 (1988) p. 159.
- (6) H. Nishino, et al.: Ext. Abst. (The 35th Spring Meeting, 1988. The Japan Society of Applied Physics and Related Societies) p. 498.
- (7) S. Noguchi, et al.: Ext. Abst. 19th Conf. on Solid State Devices and Materials, Tokyo (1987) p. 451.
- (8) CDE: Tokuda Seisakusho Ltd.
- (9) J.A. Appel, et al.: Phylips. Res. Repts, 25 (1970) 118.
- (10) P.C. Nordine, et al.: J. Chem. Soc. Faraday Trans, 172 (1976) 1526.
- (11) D.E. Ibbotson, et al.: Appl. Phys. Lett. 46 (1985) 794.
- (12) B.B. Stafford et al.: Solid State Technology/ September (1977) p. 51.
- (13) R.A. Swalin: Thermodynamics of Solid (Thohn Wiley & Sons, 1961,) p. 182.
- (14) N. Hayasaka, et al.: Digest of Papers, 1st Microprocess Conference, Tokyo (1988) p. 114.