Extended Abstracts of the 20th (1988 International) Conference on Solid State Devices and Materials, Tokyo, 1988, pp. 565-568

S-IIIB-5

Invited

Metallization for ULSI

Hideo Kotani

LSI Research and Development Laboratory Mitsubishi Electric Corporation 4-1 Mizuhara, Itami, Hyogo 664, Japan

The role of metallization is most important in determining speed performance, yield and reliability of devices as the technology advances toward ULSI. This paper is focussed on the planarization of interconnects, particularly hole filling, which in fact becomes the limiting factor of technology enhancement. Among a variety of candidates for the planarization, conformal CVD-W, selective CVD-W and bias sputtered AlCu are promising. The present status and limitations of these technologies are reviewed, and the future requirements are discussed.

1. Introduction

With the continued scaling down of VLSI 1s interconnects can limit device performance, yield and reliability. In particular, problems with contacts in the conventional Al metallization process become quite serious, such as open or reliability failure of the Al interconnects due to high aspect ratio of contact holes and poor step coverage of the sputtered Al, increase in thecontact resistance caused by Si precipitation, and degradation of the shallow junction characteristics by Al spiking. These problems in today's scaleddown devices strongly require new materials and processes which planarize the contact holes with excellent characteristics and reliaibility.

variety of candidates A for the planarization of interconnects (hole filling) have been proposed as summarized in Table 1. This paper reviews and discusses recent advances in the planarization technologies.

2. Conformal CVD

conformal deposition Completely can provide flat surfaces because films deposited on sidewalls of holes and grooves will combine with one another to fill them. The conformal CVD planarization is quite attractive since it requires only a single deposition process which involves both hole filling and interconnect metallization. In order to obtain conformal coverage, low pressure CVD technique is used under the condition that the deposition rate is limited by surface reaction, not by mass transport.

Much interest becomes to be taken to blanket CVD-W [1,2] instead of Al [3,4], conventional material, because CVD-A1 has problems of film quality, low deposition rate and difficulty in adding impurities. Fingure 1 shows a SEM photograph where blanket W is deposited on Si grooves. It is seen that the grooves are completely filled by the W film without any keyhole (void). Another important feature is its high

electromigration resistance, whose lifetime is longer than that of Al interconnect by about 15 orders of magnitude[5]. The adhesion problem between W and SiO2 can be prevented by adding a thin layer between them such as TiW and TiN, which can also ensure junction characteristics and hightemperature resistance (about 900°C).

The resistivity is relatively high (about 10 μ Ω-cm) compared with that of Al. In order to reduce the resistance, Al/W structure has been reported [6]. Another problem is its surface morphology as seen in Fig.1. Since the rough surface makes it difficult to detect an alignment marker during lithography, it will be required to optimize the deposition condition.

3. Bias Sputtering

Planarized metal layers can be achieved by bias sputtering under high resputtering condition. Al [7] and Mo [8] films have been filled in contact holes. The deposition rate, however, is very low and is estimated to be less than 0.14μ m/min for Al [9], since flat surfaces require etching of the deposited metal in quantities.

Planarization can be obtained by another mechanism due to substrate heating $(400 \sim 500^{\circ}$ C) and Ar ion irradiation, resulting in a plastic deformation of Al film to fill the contact holes [10]. In this case the deposition rate hardly decreases to be 0.5 μ m/min [11]. Figure 2 shows a SEM photograph



Fig.1 Step coverage of conformal CVD-W.

of the step coverage. Barrier layers seem to be necessary in order to prevent Al/Si interactions and to provide good filling property. The bias sputtering method has an advantage over other methods, since it employs familiar process except for the slight modification of a sputtering system.

A problem encountered in this technique is the degradation of film quality. The alignment of the interconnect is difficult because of the low reflectivity due to surface roughness. Furthermore, in the case of AlSi the lifetime of electromigration is remarkably reduced compared with the conventional film [12]. Most recently, however, it has been reported that the lifetime is improved by using AlCu films [13], indicating the importance of materials. It will be needed to study the limit of applicable aspect ratio.

4. Selective Deposition

A variety of metal films can be selectively deposited on Si, silicide and othermetals, but not on dielectric materials by CVD technigue [14]. Selective CVD-W has been exciting interest, since recently a novel process by using silane reduction of tungsten hexafluoride has been reported [15,16]. The silane-reduction process can provide a very high deposition rate of 0.6 µm/min compared with the conventional hydrogen-reduction process of several 0.01 µm/min. Figure 3 shows a SEM



Fig.2 Step coverage of bias-sputtered AlSi.

picture of contact holes filled by selective CVD-W. The process can suppress undesirable reactions between W films and Si substrate such 85 encroachment and wormholes. resulting in excellent electrical characteristics. The W films also can prevent the Si precipitation due to AlSi interconnects, and then ensure the stable contact resistance particularly for small contacts even after heat treatment at 500°C.

The fatal problem in this method is not to understand the mechanism of selective deposition clearly. In a fabrication process it is difficult to completely fill all holes with different depth, although it has been reported that holes with different depth can be filled by using the depositionrate dependence on underlying materials [17]. Therefore, device structures must be optimized, or the film thickness must be chosen to be the most shallow depth.



Fig.3 Hole filling by selective CVD-W.

5. Summary

Planarization technologies of interconnects, particularly hole filling, have been reviewed. Although many kinds of methods have been prorosed, comformal CVD, selective CVD and bias sputtering are promising candidates for future devices to overcome severe metallization problems. In order to apply them in a mass production, further advances are necessary regarding

mechanism, planarization film characteristics, controllability, process compatibility and throughput.

Acknowledgments

The anthor would like to thank Drs. K.Shibayama, N.Tsubouchi and S.Nagao for their discussion and encouragements.

References

- C.Kaanta, W.Cote, J.Cronin, K.Holland, 1) P.I.Lee and T.Wright, 1987 IEDM Tech. Digest, p.209.
- T.Bonifield, S.Crank, R.Gale, J.Graham, C.Huffman, B.Jucha, G.Smith, M.Yao, S.Aoyama, Y.Imamura, K.Hamamoto, H.Kawasaki, T.Kaeriyama, Y.Miyai, M.Nishimura and M.Utsugi, 1988 Symp.VLSI Technol. Tech. Digest, p.101.
- 3) M.J.Cooke, R.A.Heinecke, R.C.Stern and J.W.C.Maes, Solid State Technol., Dec., (1982)62.
- 4) T.Kato, T.Ito and M.Maeda, J. Electrochem. Soc., 135(1988)455.
- 5) T.Matsuda, H.Yano and S.Shima, 1988 Spring Meeting, Japan Soc. Appl. Phys. and Related Soc., p.642.
- M.P.Brassington, M.El-Diwany, P.Tuntasood and R.R.Razouk, 1988 Symp. 6) VLSI Technol. Tech. Digest, p.89. 7) Y.Homma and S.Tsunekawa, J. Electrochem.
- Soc., 132(1985)1466.
- 8) T.Mogami, M.Morimoto and H.Okabayashi, 1984 SSDM Ext. Abst., p.43.
- 9) A.Osaki, T.Okamoto, H.Kotani, K.Tsukamoto and T.Matsukawa, 1985 Spring Meeting, Japan Soc. Appl. Phys. and
- Related Soc., p.482. 10) K.Kamoshida, H.Nakamura and T.Amazawa, 1986 IEDM Tech. Digest, p.70
- A.Osaki, T.Okamoto, H.Kotani and S.Nagao, 1987 Spring Meeting, Japan Soc. Appl. Phys. and Related Soc., p.515.
 M.J.Kim, D.W.Skelly and D.M.Brown, Proc.
- 1987 Rel. Phys. Symp., p.126.
- 13) T.Hariu, J.Yoshiki, J.Inagaki, M.Ichikawa, K.Watanabe, T.Takada and K.Inayoshi, 1988 Spring Meeting, Japan Soc. Appl. Phys. and Related Soc., p.641.
- 14) T.Moriya, S.Shima, Y.Hazuki, M.Chiba and M.Kashiwagi, 1983 IEDM Tech. Digest, p.550.
- 15) T.Ohba, S.Inoue and M.Maeda, 1987 IEDM Tech. Digest, p.213.
- 16) H.Kotani, T.Tsutsumi, J.Komori and S.Nagao, ibid., p.217.
- 17) K.Shiozaki, O.Yamazaki, K.Mitsuhashi, K.Ohtake and M.Koba, 1988 Spring Meeting, Japan Soc. Appl. Phys. and Related Soc., p.670.

Table 1 Planarization (hole filling) technologies of interconnects.

TECHN	KOUES	SCHEMATIC CROSS SECTIONS	ADVANTAGES	PROBLEMS
conformal deposition	CVD		simple familiar process	film quality
material	bias sputtering		conventional process except for modification of sputtering system	low deposition rate limit of applicable aspect ratio
deformation	laser irradiation	A A A A A A A A A A A A A A A A A A A	relatively simple	controllability film quality
	CVD	dielectrics metal,Si	well investigated	not for different depth
selective deposition	epitaxial growth		established apparatus	not for both n and p layers at the same time
	plating	/ conductor	applied to other fields	process compatibility
combined	lift-off	mask (resist)	combination of conventional techniques	complicated controllability
process	pillar	pillar		
material	anodic oxidation		simple not need of hole	controllability dielectrics quality
modification	ion implantation	modification	formation	