Selective Ge CVD as a Via Hole Filling Method and Self-Aligned Impurity Diffusion Microsource in Si Processing

Min-Lin CHENG, Armin KOHLHASE^{a)}, Taketoshi SATO^{b)}, Shin-ichi KOBAYASHI, Junichi MUROTA, and Nobuo MIKOSHIBA

Research Institute of Electrical Communication, Tohoku University, 2-1-1 Katahira, Aoba-Ku, Sendai 980, JAPAN

Low-temperature LPCVD with high-purity reactive, carrier, and purge gases was used for the experiments. The Ge deposition was found to be perfectly Si/SiO₂-selective and Ge was used to fill up via holes. The fabricated structures were tested with respect to their resistivities as well as their gettering and diffusion source capabilities in Ge-contacted Si diodes. The results show compatibility with conventional Si technology and reveal new applications for Ge CVD in low-temperature ULSI processing.

1. Introduction

Recently much attention has been payed to germanium in silicon technology. Beside SiGe alloys 1-6 also structures of alternating Si/Ge films ⁷⁾ were investigated. Using several monolayers of germanium, superlattices and superstructures were formed, in which the bandgap can be tailored not only through the number of Ge atoms incorporated, but also through the amount of stress introduced into the lattice 8). So far mainly molecular beam epitaxy (MBE) has been employed and remarkable progress has been achieved recently ^{9,10)}. In this work, however, chemical vapor deposition (CVD) was used. CVD has some advantages like higher throughput, in situ doping and selective deposition ¹¹⁾. In order to clarify the more complex chemical vapor deposition process of SiGe alloys, initiating low pressure CVD (LPCVD) experiments of pure Ge were done. The applicability of Ge CVD in Si processing was checked by selectively filling via holes with Ge and testing the parameters of Ge-contacted p-n diodes as well as the corresponding Ge/Si

contact resistivities.

2. Experiment

An ultra high vacuum (UHV) compatible LPCVD reactor (base pressure 10^{-6} Pa) was used for the experiments. A schematic of the batch system consisting of a high-purity-nitrogen-purged transfer chamber connected to a resistance heated, horizontal hot wall furnace is shown in Fig. 1. Details are given elsewhere 12).

In the reactor epitaxial Ge films could be formed on silicon. To achieve epitaxial Ge deposition, temperatures between 350 °C and 400 °C were applied. The total pressure was kept in the range of 20 Pa,

a) On leave from Siemens Semiconductor Technology, SIEMENS AG, HL T, Otto-Hahn-Ring 6, 8000 Munich 83, Federal Republic of Germany.

b) On leave from Kokusai Electric Co. Ltd., Semiconductor Equipment Division, 2-1-1 Shinmeidai, Hamura, Nishitama-Gun, Tokyo 190-11, JAPAN.



Fig. 1: The ultraclean hot wall LPCVD furnace which was used to deposit high-quality germanium and polysilicon.

while the GeH₄ partial pressure was 1 Pa to 10 Pa. Ultraclean processing was realized by using gases with moisture levels < 10 ppb in case of H₂, N₂, Si₂H₆ and PH₃, and < 23 ppb for GeH₄. The crystalline quality was checked by electron diffraction and scanning electron microscopy (SEM). The deposited thicknesses were measured by a Tencor Alpha Step.

In order to prepare the diode samples, boron-doped substrates (4-7 Ohm cm) with mirror-polished {100} surfaces were used. Schematics of the manufactured structures are shown in Fig. 2. After growing a thermal oxide the reverse sides were heavily borondoped to achieve a better contact to the backside metallization. Then the samples were patterned. Before loading into the CVD reactor they were cleaned in several cycles in a 4:1 solution of high-purity $H_2SO_4:H_2O_2$, DI water, and 1% HF. Either Ge plus in-situ poly-Si (Fig. 2a) or, for comparison, only poly-Si (Fig. 2b) were deposited afterwards. The poly-Si was in-situ phosphorous-doped and formed at 600 °C out of a mixture of Si2H6, H2 and PH3 with a growth rate of about 5 nm/min. Poly-Si was necessary on top of the germanium to ensure a reliable contact to the evaporated aluminum metallization which was used on both sides of the wafers. Before aluminum deposition the samples were treated for 1 hour at temperatures up to 800°C, after Al evaporation the wafers were tempered at 350°C for 30 min.

Kelvin structures were utilized in order to determine the corresponding contact resistivities. As shown in Fig. 3, the samples were prepared in a similar way as described above. In addition a heavily phosphorous-doped region was formed in the substrates to make resistivity measurements possible. No backside metallization was necessary for this test. Again poly-Si structures without Ge were produced for comparison (Fig. 3b).

3. <u>Results</u> and <u>Discussion</u>

Since the deposited layers were about 500 nm thick, the crystallinity of the Ge films was not as good as for Si epitaxy 12). In the employed region the discrepancies in



Fig. 2: The cross section of the diode structures produced for the tests. a.) The Ge-contacted diode and b.) the diode produced with poly-Si for reference.



Fig. 3: Schematics of the Kelvin structures which were used to determine the Ge/Si contact resitivities. a.) The via holes filled selectively with Ge. b.) The poly-Si/Si contacts for comparison.



Fig. 4: SEM cross sections of selectively filled contact holes. a.) Epitaxial facet growth at a GeH_4 partial pressure of 1 Pa. b.) At 10 Pa GeH_4 partial pressure the contact can be filled up uniformly.

the lattice constants and thermal expansion coefficients between Si and Ge allow no strained layer growth $^{4,7)}$ with low defect densities $^{3,5)}$. Fig. 4 shows examples for selectively filled contact holes. For GeH₄ partial pressures around 1 Pa (Fig. 4a) facet growth occurs $^{11)}$. At a partial pressure of 10 Pa via holes can be filled up uniformly (Fig. 4b). The deposition rate was about 2



nm/min at the employed temperatures. As can be seen in Fig. 2, no initial doping was used to form the p-n junctions. However, it was not the intention of this work to build heterodevices with the junctions at the Ge/Si interfaces. The idea is rather taking advantage of the gettering capabilities of germanium $^{13)}$ to remove impurities from the junction regions and at the same time using the Ge plugs as diffusion microsources for forming shallow junctions in the Si substrate at low temperatures. Fig. 5 shows the forward and backward current densities of n⁺-p diodes with (solid lines) and without Ge plugs (dashed lines) which were annealed at 800 °C. While the reverse currents are comparable. the slope in the forward current is a little steeper in case of the Ge-contacted diodes and the diode ideality factor is improved. Here it must be pointed out that, for easier producibility, the diodes in this experiment had rather large areas of 1.75×10^{-3} cm². In smaller devices a non-uniformity in the distribution of the dopants caused by grain boundary diffusion in the poly-Si should lead



Fig. 5: Forward and backward current densities of n^+ -p diodes with Ge plug (solid lines) and with poly-Si contact only (dashed lines). The diode ideality factors are 1.00 and 1.06, respectively.

Fig. 6: The corresponding contact resistivities determined with the Kelvin structures after annealing and drive-in temperatures of 600, 700, 750 and 800 C. The contacting areas were about 20 square microns big. Open circles: Ge contacts, filled circles: poly-Si references. to deviating results while a Ge-plug is able to produce more uniform dopant distributions, because the impurity diffusion coefficients are bigger in Ge than in Si $^{14)}$.

The result for the contact resistivities is plotted in Fig. 6. Since the Ge-plugs were initially undoped, a big reduction in the resitivities can be observed for increasing annealing temperatures whereas the improvement for the poly-Si reference contacts is comparably small. After annealing at 800 °C, however, the same resistivities can be achieved for Ge and poly-Si contacts.

4. Summary

In the experiments presented germanium was used firstly as contact material, secondly for gettering impurities to reduce the trap density, and finally as a diffusion microsource to form p-n junctions in the Si substrate. All this could be achieved within the same process steps. It was possible to form high quality, Ge-contacted p-n junctions. Furtheron it could be shown for the first time that Ge CVD is suitable to fill up via holes selectively while achieving contact resistivities comparable to poly-Si contacts. The processes are compatible with conventional Si technology while employing temperatures not higher than 800°C.

5. Acknowledgements

The authors wish to express their gratitude for the encouragement of Prof. T.Ohmi in executing this study. The CVD reactor was provided by Kokusai Electric Co. Ltd., and high purity GeH_4 was made available by Mitsui Toatsu Chemicals Inc.. The work was carried out in the Superclean Room of the Laboratory for Microelectronics, Research Institute of Electrical Communication, Tohoku University, Sendai.

6. References

1) J.C.Bean, L.C.Feldmann, A.T.Fiory. S.Nakahara, and I.K.Robinson; J. Vac. Sci. Technol. A 2 (1984) 436. 2) D.V.Lang, R.People, J.C.Bean, and A.M.Sergent; Appl. Phys. Lett. 47 (1985) 1333. 3) F.K.LeGoues, S.S.Iyer, K.N.Tu, and S.L.Delage; Mat. Res. Soc. Symp. Proc. 103 (1988) 185. 4) B.S.Meyerson, K.J.Uram, and F.K.LeGoues; Appl. Phys. Lett. <u>53</u> (1988) 2555. 5) Y.Fukuda, Y.Kohama, M.Seki, and Y.Ohmachi; Jpn. J. Appl. Phys. 27 (1988) 1593. 6) G.Abstreiter, H.Brugger, T.Wolf, H.Jorke, and H.J.Herzog; Phys. Rev. Lett. 54 (1985) 2441. 7) T.P.Pearsall, J.Bevk, L.C.Feldman, J.M.Bonar, J.P.Mannaerts, and A.Ourmazd; Phys. Rev. Lett. 58 (1987) 729. 8) T.P.Pearsall, J.Bevk, L.C.Feldman, J.M.Bonar, J.P.Mannaerts, and A.Ourmazd; J. Vac. Sci. Technol. B 5 (1987) 1274. 9) G.L.Patton, S.S.Iyer, S.L.Delage, S.Tiwari, and J.M.C.Stork, IEEE Electr. Dev. Lett. 9 (1988) 165. 10) C.Smith and A.D.Welbourn; IEEE 1987 BCTM Digest (1987) p 57. 11) S.Kobayashi, M.-L.Cheng, A.Kohlhase, T.Sato. N.Mikoshiba: J.Murota, and Proceedings of the 9th International Conference on Crystal Growth ICCG-9, Aug. 20-25, 1989, Sendai, Japan (in press). 12)J.Murota, N.Nakamura, M.Kato, N.Mikoshiba, and T.Ohmi; Appl. Phys. Lett. 54 (1989) 1007. 13) T.A.Baginski; J. Electrochem. Soc. 135 (1988) 1842. 14) S.M.Sze, "Physics of Semiconductor Devices", 2nd Edition, John Wiley & Sons, New York, 1981, p 68.