Extended Abstracts of the 21st Conference on Solid State Devices and Materials, Tokyo, 1989, pp. 77-80

A-5-1

High Voltage MOSFETs Using Submicron LSI Process

Masatoshi Morikawa, Isao Yoshida, Hirotsugu Kojima and Yoshifumi Kawamoto

Central Research Laboratory, Hitachi Ltd.,

Kokubunji, Tokyo 185, Japan

High-voltage MOSFETs have been fabricated using a submicron LSI process. These MOSFETs have an offset drain region with a source field plate and a meshed-gate structure, and were designed by three-dimensional computer analysis. The MOSFETs were formed without any additional processing steps, since the offset drain region was formed simultaneously with the LDD of the low-voltage MOSFETs. As a result, an n-channel MOSFET with a 40-V breakdown voltage and a current density of above 200 A/cm² was achieved on the same chip as the submicron LSI devices.

1. Introduction

Recently, intelligent/smart power ICs (IPICs) have been developed for application to such electronic systems as used in automobiles or office automation equipment (1)(2). These ICs are expected to enable systems to achieve smaller size with higher reliability and lower cost. A higher density logic is therefore required on the same chip as the power devices to increase circuit functionality. Until recently, these ICs have been manufactured using a two or three micron rule process, but it is advantageous to fabricate them using a submicron LSI process for enhanced performance. However, high-voltage MOSFETs have not yet been realized on the same chip as submicron LSIs.

This paper describes the design and fabrication of high-voltage MOSFETs, suitable for the submicron LSI process. These devices are designed with a meshed-gate structure and a source field plate for high voltage and high current capability.

2. Submicron high-voltage MOSFETs

The relationship between breakdown voltages and design rules for high and lowvoltage MOSFETs is shown in Fig. 1. As breakdown voltages decrease with the minimum size decreases, a lightly doped drain (LDD) structure is applied for the low-voltage Breakdown voltages of higher than devices. 10 V are obtained for 0.8-µm devices by using an LDD, but a high-voltage device has not yet been realized for the 1-µm process level. We applied an LDD to a high-voltage device, as an offset drain region with a field plate, to maintain a breakdown voltage of higher than 40 V and to achieve a high current handling capability.

Potential distributions for MOSFETs with and without a field plate are shown in Fig. 2. These were calculated using the three-dimensional device simulator CADDETH (3). It shows that equipotential lines spread in the offset layer due to the source field plate. This means that electric field intensity of the proposed device will be reduced, compared to that of a conventional

device without a field plate. Some other devices of various offset lengths have also been calculated. As a result, a breakdown voltage of 40 V is obtained for a 4- μ m offset length with a field plate. Based on this analysis, optimization of the proposed device structures, such as an offset drain region with a field plate, has been carried out. Additionally, the meshed-gate pattern is applied to increase device current and to reduce drain capacitance. As a result, the current handling capability and drain capacitance for the meshed-gate device increases by approximately 20 % and decreases by 40 %, respectively, in comparison to those of a conventional device with a striped-pattern.

The proposed cell structure for a highvoltage MOSFET has a 20-nm gate oxide, a 2 - μ m length channel and a 4- μ m offset layer with a 30- μ m size, as shown in Fig. 3. The field plate is constructed by an Al-source electrode.

- 3. Experiments and Discussion
- A. Device Fabrication

Fabrication steps for high voltage MOS-FETs are shown in Table 1. A conventional 0.8 μ m CMOS process is modified to form the offset layer for the high-voltage MOSFETs at the same time as the LDD for the low-voltage devices, without any additional processing steps.

- Table 1 Fabrication steps for high voltage MOSFETs.
 - P-type wafer
 Well formation
 Local oxidation
 - (4) Gate formation
 - (5) LDD, offset layers formation
 - (6) Source, drain layers formation
 - (7) Metallization
 - (8) Passivation
- B. Characteristics for high-voltage MOSFETs Characteristics for a fabricated n-

channel device that has an offset length of 4 μ m and an ion dose of 5×10^{12} /cm² are shown in Fig. 4. A high transconductance of 100 mS (at V_{DS}=10 V, I_D=100 mA) and a specific onresistance of 5 mQ·cm² (at V_{DS}=1 V, V_{GS}=5 V) are realized, as shown in Fig. 4(a). Even with a gate driving voltage of 2 V, considerable current is obtained, suggesting the usefulness of this application to a lowvoltage driver. Hard breakdown behavior, when a breakdown voltage of 41 V is obtained, is shown in Fig. 4(b).

Experimental results for breakdown voltages of the fabricated n-channel devices are shown in Fig. 5, as a parameter of offset length L_{off} and ion dose N_{DT} . Breakdown voltages of low voltage MOSFETs are also shown in the figure. Breakdown voltages for high-voltage MOSFETs change drastically de-

pending on N_{DT} , while those of low-voltage MOSFETs are almost same. A maximum breakdown voltage of 47 V is achieved for an N_{DT} of $5 \times 10^{12} / \text{cm}^2$ in an optimized structure that has an offset layer and a source field plate. On the other hand, maximum breakdown voltage for a p-channel device was -25 V, because it was formed in the same n-well as the logic device. Simulation suggests that breakdown voltage for a p-channel device can be raised as high as that of n-channel, if n-well is optimized. The relationship between normalized current density and breakdown voltage for low-voltage and conventional high-voltage MOSFETs is shown in Fig. 6. Here, data for conventional 8-um devices with a striped-gate pattern is measured by various devices such as those with a gate oxide of 100-130 nm thickness and offset drain regions with 5-40 μ m lengths. It is pointed out that current densities for the proposed device are improved by about one decade compared to that for conventional ones. This is because channel widths were increased by the scaled-down cell structure

with a meshed-gate pattern.

C. Characteristics for low-voltage MOSFETs

Characteristics for the low-voltage and high-voltage devices of this process and the low-voltage device of a standard LSI process shown in Table 2. are As shown in the table. low-voltage device characteristics such as breakdown voltage, transconductance and CMOS ring oscillator delay scarcely change, showing little effect on the fabrication of high-voltage devices on the same chip.

D. CMOS driver switching characteristics

High-voltage CMOS drivers with breakdown voltages of above 20 V are fabricated. Channel width of the p-channel device is designed to be twice that of the n-channel one. Switching characteristics are measured with a load current of 200 mA, where the load has a $0.33-\mu$ H inductance and a $100-\Omega$ resistance in series. A rise time of 16 ns and a fall time of 9.4 ns are achieved. These values are better than those for bipolar transistors with the same breakdown voltage.

4. Conclusion

High-voltage MOSFETs using a submicron LSI process have been discussed. These MOS-FETs have an offset drain region with a source field and plate a meshed-gate structure, and were optimized by threedimensional computer analysis. The offset drain region was formed simultaneously with the LDD of the submicron low-voltage MOSFETwithout any additional processing steps. S. an n-channel device, As a result, having a breakdown voltage of above 40 V and a current density of above 200 A/cm^2 , was achieved on the same chip as submicron LSI devices. Additionally, the high-voltage CMOS driver, which consists of n and p-channel devices,

was fabricated and successfully tested with an inductance load.

Acknowledgments

The authors wish to thank Mr. Kooki Noguchi and Mr. Hitoshi Matsuo for their helpful discussions during design and simulation and Mr. Hideki Tsunoda for his contributions during the experiments. The encouragement and moral support provided by Dr. Kunihiro Yagi, Dr. Toshiaki Masuhara, Dr. Shinya Ohba and Dr. Takeaki Okabe are also appreciated.

Reference

 R. S. Wrathall et al., "Integrated circuits for the control of high power," IEDM Technical Digest, pp. 408-411, Dec., 1983.

(2) S. Storti et al., "A 30A 30V DMOS Motor
Controller and Driver," ISSCC 88, pp. 192-193, Feb., 1988.

(3) T. Toyabe et al., "Three-Dimensional Device Simulator CADDETH with highly Convergent Matrix Solution Algorithms", IEEE Trans-. on Electron Devices, Vol. ED-32, No. 10, pp. 2038-2044, 1985.



Fig. 1 The relationship between breakdown voltages and design rules for high and low-voltage MOSFETs.





100

 $V_{GS}=0$







0

Ó 10 20

 $V_{DS}(V)$

(b) Breakdown behavior.

30 40

50



Fig. 3 The proposed cell structure for a high-voltage MOSFET.







Process				Standard	Proposed		
Low Voltage MOSFET	Ncn	Vth	(V)	0.7	0.6	Vos=5V,	Ip=10nA
		gʻm	(mS)	1.1	1.0	Vos=5V	
		BVDS	(V)	13	1 3	Vgs=0,	Ip=10nA
	Pcn	Vth	(V)	-0.9	-0.9	VDS=-5V,	Ip=-10nA
		gm	(mS)	0.6	0.6	VDS=-5V	
		BVDS	(V)	-15	-15	Vgs=0,	Ip=-10nA
CMOS Ring OSC. Delay (ps/stage)			180	180	Vds=5V		
High Voltage MOSFET	Ncn	Vth	(V)	-	0.4	Vos=5V,	ID=10 μ A
		gm	(mS)	—	100	Vos=5V	
		BVDS	(V)	-	4 0	Vas=0,	ID=10 μ A
		Ron $(m\Omega \cdot cm^2)$			4.4	Vos=10V,	ID=10mA
	Рсь	Vth	(V)		-1.0	VDS=-5V,	ID=-10 μ A
		g m	(mS)		4 0	VDS=-5V	
		BVDS	(V)	—	-21	Vgs=0,	ID=-10 μ A
		Ron $(\mathbf{m}\Omega \cdot \mathbf{cm}^2)$		_	28	VDS=-10V, ID=-10mA	



Fig. 6 Relationship between normalized current density and breakdown voltage.