A-5-3

Fabrication of Si/CoSi₂/Si Permeable Base Transistor Using Self-Aligned and Two Step Molecular Beam Epitaxy

N. Nakamura, T. Ohshima, K. Nakagawa and M. Miyao Central Research Laboratory, Hitachi, Ltd. Kokubunji, Tokyo 185, JAPAN

A permeable base transistor (PBT) was successfully fabricated using Si/CoSi₂/Si double heteroepitaxy. Two-step MBE (i.e. low temperature MBE and successive high temperature MBE) was used to form the high quality Si/CoSi₂/Si double heterostructure. In addition, a new patterning method of CoSi₂ films was developed, which utilizes the difference in surface energies. As a result, a high mutual conductance (50 mS/mm) of the PBT was obtained.

1. Introduction

Over the past few years there has been considerable interest in introducing new heterostructures in Si transistors. This is because so-called metal base transistors (MBT) 1) and/or PBT 2), in which thin crystalline silicide films are embedded in the Si, are considered to be potentially very valuable for realizing the high-speed operation of Si LSIs. Vojak pointed out the possibility of high frequency (> 25 GHz) operations in Si PBT with submicron geometry 3). Ishibashi 4) and F.Arnaud.d'Avitaya ⁵) realized the Si PBT using a Si/CoSi2/Si structure. However, some problems in the crystal growth originating from lattice mismatch between CoSi2 and Si have remained. More specifically, pinholes are introduced in films during high temperature growth, and high density defects are formed in the films during low temperature growth 6). In addition, fine patterning of CoSi2, which is crucial for device fabrication, can not be easily obtained by conventional dry etching techniques. Consequently, in order to realize the high performance Si PBT, some improvements in the crystal growth are necessary.

In line with this, the present paper describes the recently developed two-step MBE growth technique for obtaining high quality Si/CoSi2/Si double heterostructures and a self-aligned MBE method for obtaining fine patterning of CoSi2 films. In addition, the

fabrication of high performance PBT is demonstrated.

2. Experiments

In the experiments, etched grooves with 0.5 μ m to a few μ m line and space were made in Si(111) substrate using conventional photolithography and dry etching techniques. These samples were then processed in an ultrahigh vacuum (UHV) chamber (base pressure < 2 x 10⁻¹¹ torr). Prior to crystal growth, sample surfaces were cleaned by the Ishiszaka-Shiraki etching method 7). CoSi2 films were grown on Si substrate by codeposition of Co and Si. The ratio between the Co beam and Si beam were kept constant during growth. Next a Si overlayer was grown on the CoSi2 surface in the same UHV chamber. Both growth rates of CoSi2 and Si were about 0.1 nm/sec.

The crystallinity and interface structure of CoSi2 and Si films were examined by reflection high energy electron diffraction (RHEED) and X-ray photoemission spectroscopy (XPS). Surface morphology and crystallinity were investigated using Nomarsky microscope, scanning electron microscope (SEM) and cross-sectional transmission electron microscope (TEM) techniques. In addition, the electrical quality of the Si/CoSi2/Si heterostructure was evaluated by measuring of Schottky diode characteristics and the PBT's characteristics.

3. Formation of Si/CoSi₂/Si Double Heterostructure

In order to obtain a high quality Si/CoSi2/Si double heterostructure, to start with, single heteroepitaxial growth (CoSi2/Si) was investigated. The influences of flux ratio between Co and Si beam (10 at% Co-rich ~ 10 at% Si-rich), growth temperature (300 ~ 700 °C) and growth film thickness (10 ~ 50 nm) on crystallinity and surface morphology were examined. Figure 1 shows the surface morphology of CoSi2 surfaces obtained by Nomarsky micrographs as a function of growth temperature and beam intensity ratio at the film thickness of 50 nm. The RHEED observation revealed that all CoSi2 films were single crystal. Pinhole-free CoSi2 films without surface ripples were obtained at the growth temperatures of 300 °C and 400 °C. At the growth temperature of 400 °C, the films deposited under the non-stoichiometric condition had pinholes (a few percent Co-rich) and/or surface roughness (a few percent Si-rich). At the growth temperature of 500 °C, all films had pinholes. When the film thickness of CoSi2 was decreased, the growth temperature, at which smooth surface can be obtained, increased. For example, in the case of a 10 nm thickness, surface ripples were not detected at the growth temperatures up to 500 °C. These phenomena suggest that surface migration and/or strain energy of CoSi2 is the driving force for pinhole formation.

The second step for the formation of Si/CoSi2/Si double heterostructure is the Si overgrowth on a smooth CoSi2/Si substrate. In the experiments, Si films (20 nm) were grown at different substrate temperatures (300 \sim 500 °C). RHEED and XPS measurement confirmed that all Si films were grown epitaxially without any Co segregation. Nomarsky microscope observation, however, indicated the existence of surface ripples at a growth temperature of 500 °C. Smooth surface was obtained at a growth temperature lower than 500 °C, however, the Si overlayer includes structural disorders.

To solve this problem, two-step MBE growth was examined. In that growth, a very thin Si layer (~ 2 nm) was grown at low temperature ($300 \sim 400$ °C) to stabilize the surface atoms of CoSi₂. Then, growth of a thick Si layer was grown at higher temperature (600 °C)



Fig.1 Influence of growth temperature and beam intensity ratio on surface morphology of CoSi₂.

to obtain high quality Si layers.

The results of SEM and RHEED observations after two-step MBE, as shown in Fig.2, indicate that the surface morphology and crystallinity of the Si/CoSi₂/Si heterostructure were very good. In addition, the XPS spectrum suggested that no surface segregation of Co had occurred during Si MBE. The atomic structure of the hetero-interfaces was examined by cross-sectional TEM. The lattice image of the cross-section, as shown in Fig.3, indicates that the upper and lower hetero interfaces between CoSi₂ and Si were atomically abrupt and smooth. In this way, a high quality Si/CoSi₂/Si double heterostructure was realized using two-step MBE.



Fig.2 Schematic illustration and experimental results after two-step Si MBE growth. (a) sample structure, (b) surface morphology after Si growth at 400 °C, (c) RHEED pattern after Si growth at 400 °C and (d) RHEED pattern after Si growth at 600 °C.



Fig.3 Cross-sectional lattice image of the Si/CoSi2/Si double heterostructure observed by TEM.

4. Fine Patterning of CoSi₂ Electrode by Selective Growth

Experimental results in a previous section suggested that pinholes in CoSi₂ films are introduced to lower interface energy between CoSi₂ and Si⁴). In addition, it has been reported that the surface energy of Si(111) is smaller than that of Si(112) surface ⁸). These results triggered the following idea: when the CoSi₂ film is grown on the etched grooves of a Si(111) surface, smooth CoSi₂ films are expected to grow on the top and the bottom (Si(111) surfaces), however, CoSi₂ deposited on the side walls (Si(112) surfaces) are thought to agglomerate to reduce interface energy.

To examine this idea, grooved patterns with different size of line and space $(0.5 \sim 3 \ \mu m)$ were formed on a Si(111) substrate. Then CoSi₂ was grown at 300 ~ 600 °C under stoichiometric conditions. Electrical conductance measurement indicated that CoSi₂ films between the top and the bottom surfaces were electrically connected to each other when the growth temperature was lower than 300 °C. However, at growth temperatures higher than 400 °C, both two films were



Fig.4 (a)Schematic illustration and (b)SEM micrograph after self-aligned CoSi₂ MBE growth on the etched grooves in Si substrate.

electrically isolated from each other. This result suggests that CoSi₂ films were grown selectively on the top and bottom surfaces of the etched grooves. Figure 4 shows a schematic illustration and the SEM image after selfaligned CoSi₂ MBE was grown on the etched grooves on a Si substrate. Thus, it was confirmed that the patterning of CoSi₂ films in the submicron range is established using this technique.

5. Fabrication of PBT

Using the newly developed techniques described in the previous sections, PBT were fabricated. In the fabrication, n-type Si $(n=10^{16} \text{ cm}^{-3})/n^+$ type Si wafer were used as substrates. Here, the n⁺ substrate was used as a drain of PBT. First, an n⁺ Si source region was formed by P⁺ ion implantation (50 keV, $1 \times 10^{15} \text{ cm}^{-2}$) and annealing (900 °C, 5 min). Then, grooves of line and spacing 0.5 ~ 1.5 μ m were formed on the Si surface by dry etching. MBE growth of CoSi2 (10 nm thickness) was performed at the growth temperature of 500 °C. As a result, a CoSi2 electrode was formed on the top and bottom Si surface of the etched grooves. These electrodes were buried in Si by the two-step Si MBE growth. A cross-sectional SEM image of the sample is shown in Fig.5, which clearly shows that the CoSi2 electrode of submicron line and spacing were successfully embedded in Si. Finally, a Si overlayer was partially removed by dry etching to make contact holes for the gate and source electrodes.

Figure 6 shows the Schottky diode characteristics between source and gate. The diode factor of 1.15 was obtained under forward bias. Typical current-voltage



Fig.5 Cross-sectional SEM micrograph of buried CoSi2 (10 nm thickness) electrodes after MBE. SEM



Fig.6 Schottky diode characteristics of Si/CoSi2.

characteristics of PBT are shown in Fig.7. The mutual conductance (gm) of 50 mS/mm was obtained at the gate size (CoSi₂ line width) of 0.5 μ m. This value of gm agrees well with the results of computer simulation, and is about ten times higher than that of previous works 4),5). These results suggest that the crystal quality at the interface between CoSi₂ and Si is quite good.

6. Summary

Formation of pinhole free and smooth CoSi2 films with the lines and spacings from submicron to a few microns range were realized by a self-aligned MBE growth technique. In addition, high quality Si/CoSi2/Si double heterostructures were grown by a two-step Si MBE technique. As a result, fabrication of high performance PBT was demonstrated. These results indicate that the newly developed MBE techniques will prove to be powerful tools for building sophisticated Si devices, such as high performance PBT.

Acknowledgments

The authors gratefully acknowledge Prof. Y.Shiraki (The University of Tokyo) and Prof. S.Furukawa (Tokyo Institute of Technology) for their valuable suggestions and discussions. Their sincere thanks also go to Dr. H. Kakibayashi for his TEM analysis, T. Kaneko for photolithography processing in PBT fabrication and T. Ikezu for experimental assistance in MBE growth. This work was performed under the management of FED (the R&D Association for Future Electron Devices) as a part of the R&D of Basic



Fig.7 Typical current-voltage characteristics of PBT. Schematic illustration of PBT is also shown.

Technology for Future Industries supported by NEDO (New Energy and Industrial Technology Development Organization).

References

- 1). E.Rosencher, S.Delage, Y.Campidelli, and F.Amaud d'Avitaya, Electron Letter, 20 (1984) 762.
- C.O.Bozler and G.D.Alley, IEEE Trans. Electron Devices, vol. ED-27 (1980) 1128.
- B.A.Vojak and G.D.Alley, IEEE Trans. Electron Devices, vol. ED-30 (1983) 877.
- K.Ishibashi and S.Furukawa, IEEE Trans. Electron Devices, vol. ED-33 (1986) 322.
- F.Arnaud D'avitaya, J.A.Chroboczek, C.D'anterroches, G.Glastre, Y.Campidelli, and E.Rosencher, Journal of Crystal Growth, 81 (1987) 463.
- R.T.Tung, J.L.Batstone, and S.M.Yalisove, presented at 2nd International Si MBE Symposium, Honolulu, October (1987).
- A.Ishizaka, K.Nakagawa, and Y.Shiraki, in Collected Papers of the 2nd International Symposium MBE, Tokyo (1982) 183.
- D.J.Chadi, Physical Review B, vol.29, (2) (1984) 785.