

## Prospect of Si HBT for High Speed LSIs

Tetsushi SAKAI, Katsumi MURASE, and Shinsuke KONAKA

NTT LSI Laboratories, 3-1 Morinosato Wakamiya,  
Atsugi-shi, Kanagawa 243-01, Japan

Status and future performance of Si HBTs are described. A very high-speed LSI with a basic gate delay time of less than 20ps/G will be realized using a wide bandgap emitter HBT in the near future. A narrow bandgap base HBT will be used for future Si HBT CMOS VLSIs of high performance. The Si HBT CMOS VLSIs will operate at a higher speed at low temperatures.

### 1. INTRODUCTION

Very high-speed LSIs are key components in information processing systems, such as main frame computers, optical transmission systems, and so on. From a practical standpoint, a silicon bipolar LSI is a very promising device because of its fast switching, high driving capability, high yield and high reliability.

The most effective way of improving bipolar transistor speed is to decrease the base width. However, thin-base transistors exhibit punchthrough phenomenon, in which the depletion layer penetrates from the collector to the emitter. This cannot be prevented by heavily doping the base without sacrificing current gain. Therefore, there is an upper limit to the base impurity concentration and a lower limit to the base width for preventing punchthrough in practical transistor operation.

An Si HBT<sup>(1)</sup> is a promising new structure that is expected to break these limits. The Si HBT is a key technology to breaking through the performance limita-

tions of conventional bipolar transistors.

The Si HBT has two kinds of technologies, such as a wide bandgap emitter and narrow bandgap base. In this paper, the current status and future performance of Si HBTs will be described.

### 2. STATUS OF Si HBT RESEARCH

#### 2-1. Wide bandgap emitter structure

An extensive research for an optimum hetero-emitter material has been made in an attempt to realize practical Si HBTs. A number of approaches have been tried over the past few years; Oxygen-doped Silicon Epitaxial Films (OXSEF),<sup>(2)</sup> Semi-Insulating Polycrystalline-Silicon (SIPOS),<sup>(3)</sup> SiC,<sup>(4)</sup> a-SiC<sub>x</sub>,<sup>(1)</sup>  $\mu$ c-SiC<sub>x</sub>,<sup>(5)</sup> and  $\mu$ c-Si:H.<sup>(6)</sup> The properties of silicon-related hetero-emitter materials are shown in Table 1. Properties required of the hetero-emitter material include a wide band gap, a low resistivity, and a low interface state density. To introduce hetero-emitter structures into Si bipolar transistors, the necessary conditions of hetero-emitter materials were estimated for high  $f_T$  and low  $V_{CE}$  offset.

- 1) A valence band discontinuity ( $\Delta E_V$ ) of more than 0.15 eV is determined to prevent minority carrier injection from the base to the emitter and to maintain a large  $f_T$ .
- 2) The heterointerface recombination, which reduces  $h_{FE}$ , scarcely influences  $f_T$ .
- 3) The  $V_{CE}$  offset is almost proportional to  $\Delta E_C$  in low emitter concentration HBTs, indicating that emitter materials of  $\Delta E_C < 0.15$  eV must be developed.

Among the several materials proposed to date,  $\mu\text{-Si:H}$  and  $\mu\text{-SiC}_x\text{:H}$  prepared by plasma CVD seem most promising. A current gain of 1000 is obtained with a  $\mu\text{-Si:H}$ -emitter HBT<sup>(6)</sup> and a  $\mu\text{-SiC}_x\text{:H}$ -emitter HBT<sup>(5)</sup>.

However, the most serious problem is thermal instability in the sense that hydrogen atoms in  $\mu\text{-Si:H}$  easily evolve during thermal treatment after  $\mu\text{-Si:H}$  deposition. This generates an excessive base current.

Superiority of the  $\mu\text{-SiC}_x\text{:H}$ -emitter HBT over the  $\mu\text{-Si:H}$ -emitter HBT is the improvement in thermal stability.<sup>(5)</sup> The current gain  $h_{FE}$  versus collector current  $I_C$  characteristics of the  $\mu\text{-Si:H}$ -emitter and the  $\mu\text{-SiC}_x\text{:H}$ -emitter HBT's annealed at 450°C for 30 min are shown in Fig. 1. The  $\mu\text{-SiC}_x\text{:H}$ -emitter HBT maintains  $h_{FE}$  well above that of the homotransistor, yielding a maximum  $h_{FE}$  of 450. The wide-gap emitter effect holds for the  $\mu\text{-SiC}_x\text{:H}$  HBT even after annealing at 450°C.

## 2-2. Narrow bandgap base structure

The effect of reducing the bandgap in the base is to enhance the minority carrier injection into the base, resulting in an increase of  $h_{FE}$ . The bandgap graduation in a Si-Ge-base region introduces a built-in field in the base that reduces the minority

carrier transit time, resulting in an increase of cut-off frequency  $f_T$ . Properties of the Si-Ge are shown in Table 1. Recently, a graded Si-Ge-base HBT<sup>(7)</sup> has been fabricated using a low temperature epitaxial silicon deposition process known as ultra-high-vacuum/chemical-vapor-deposition. The most important problem is the reduction of defect density in the Si-Ge-base region. As an example of the improved small-signal performance of Si-Ge HBT's, the record  $f_T$  for Si-based PNP's is 14 GHz.<sup>(8)</sup>

## 3. FUTURE PERFORMANCE OF Si HBT

### 3-1. Wide bandgap emitter

The common emitter cut-off frequency has been calculated using a two-dimensional device simulator.<sup>(9)</sup> The calculated results of  $f_T$  as a function of collector current density is shown in Fig. 2.  $f_T$  in homotransistors cannot exceed 50 GHz even using an optimized emitter-to-collector impurity profile, while a Si HBT is able to have a far higher  $f_T$  of 120 GHz. The speed improvements can be more easily understood if the total transit time ( $\tau_{EC} = 1/2\pi f_{Tmax}$ ) is reduced into the following five components:

$$\tau_{EC} = \tau_E + \tau_{EB} + \tau_B + \tau_{BC} + \tau_C$$

The electrical boundaries for calculating the transit time components are assumed to be the metallurgical junction boundaries in this estimation. The results for each transistor are shown in Fig. 3.

The high frequency-up procedure is mainly based on reduced base transit times, so that a technology for forming thin bases is a prerequisite for achieving high frequency Si HBT's. Utilization of a Si HBT with polysilicon self-aligned bipolar technology, with lithography of less than a halfmicron, makes it possible to achieve a basic gate delay time of less than

10ps/gate by reducing transit time  $\tau_{EC}$ , including the reduction of collector-base capacitance and base resistance.

### 3-2. Narrow bandgap base

The cut-off frequency  $f_T$  of a Si-Ge HBT has been calculated using a one-dimensional simulator. The calculated results were 60 GHz for NPN and 31 GHz for PNP.<sup>10)</sup> The  $f_T$  of a Si-Ge HBT is 2-3 times higher than that of homojunction transistors.

An additional advantage of HBTs is improved low temperature operation and characteristics. Si-Ge HBTs reverse the bandgap difference between base and emitter, resulting in higher current gains at liquid nitrogen ( $LN_2$ ) temperature. The enhancement of minority carrier transport by a drift field is inversely proportional to  $kT$ , and thus is much larger at  $LN_2$  than at room temperature.

BiCMOS technology can produce a VLSI that possesses the high-speed characteristics of a bipolar LSI and the low power, high packing density characteristics of a CMOS VLSI. Its power dissipation is as low as CMOS gates and the driving capability is about 5 times greater than CMOS.

The simulation results of loaded gate delay time for the combination gate circuit with advanced CMOS of  $L_{eff}$ : 0.15  $\mu m$  and bipolar of emitter width: 0.3  $\mu m$  are shown in Fig. 4. For homojunction bipolar, if the supply voltage drops to less than 4 V, the loaded gate delay time increases exponentially. While, for Si-Ge base HBTs, if the supply voltage drops to less than 3V, the delay time increases exponentially. Superiority of the narrow bandgap base HBT over the homojunction bipolar is the improvement of operating at low supply voltage. In the case of advanced CMOSs with

less than 0.5  $\mu m$  rule, the supply voltage has to become lower to prevent hot electron effect. A narrow bandgap base HBT with a lower built-in voltage will be needed to fabricate future high speed and low power VLSIs with less than half submicron rule. The future performance of a Si HBT CMOS are shown in Fig. 5.

## 4. SUMMARY

Status and future performance of Si HBTs were described. A very high-speed LSI with a basic gate delay time of less than 20ps/G will be realized using a wide bandgap emitter HBT in the near future. The most important problem for wide bandgap emitter HBTs is improving the thermal stability of wide bandgap materials.

A narrow bandgap base HBT will be used for future Si HBT CMOS VLSIs of high performance, high speed, low power, low supply voltage and high packing density. The Si HBT CMOS VLSIs will operate at a higher speed at low temperatures.

## 5. REFERENCES

- (1) K.Sasaki et al.; IEEE Electron Device Lett. EDL-6 (1985) 311.
- (2) M.Takahashi et al.; IEEE Electron Device Lett. EDL-8 (1987) 475.
- (3) T.Matsushita et al.; Jpn. J. Appl. Phys. (Suppl.) 20 (1980) 75.
- (4) T. Sugii et al.; IEEE Electron Device Lett. EDL-9 (1988) 87.
- (5) M.Kuwagaki et al.; Jpn. J. Appl. Phys. Lett. (1989) L754.
- (6) H.Fujioka et al.; IEDM Tech. Dig. (1988) 574.
- (7) B.S.Meyerson et al.; Appl. Phys. Lett. 50 (1987) 113.
- (8) D.L.Harame et al.; IEDM Tech. Dig. (1988) 889.
- (9) M. Ugajin et al.; Trans. IEEE Electron Device ED-6 (1989) 1102.
- (10) J.M.C.Stork et al.; Symp. on VLSI Tech. (1989) 1.

Table 1. Properties of silicon-related heteromaterials

material	SiO <sub>x</sub>		SiC <sub>x</sub>				uc-Si:H	Si <sub>1-x</sub> Ge <sub>x</sub> (single)
	OXSEF (single)	SIPOS (uc)	SiC (single)	SiC (poly)	a-SiC <sub>x</sub>	uc-SiC <sub>x</sub>		
ΔE <sub>g</sub> (eV)	~0.2?	0.3-0.6	1.2	1.2	0.6-0.8	0.6-0.8?	0.5-0.8	-(0.2-0.3)
N <sub>d</sub> (cm <sup>-3</sup> )	10 <sup>19-20</sup>	10 <sup>17-18</sup>	2-5x10 <sup>18</sup>	10 <sup>19</sup>	10 <sup>15-16</sup>	2-5x10 <sup>18</sup>	10 <sup>18-20</sup>	10 <sup>19-20</sup> (p-type)
ρ (Ωcm)	10 <sup>-(1-2)</sup>	10 <sup>1-2</sup>	~10 <sup>-2</sup>	5-10x10 <sup>-3</sup>	10 <sup>3-5</sup>	0.1-1	0.01-1	2-5x10 <sup>-3</sup>
deposition	500-600	600-700	1000	800-900	350	400-600	350	600-800
temp. (°C)	(MBE)	(CVD)	(CVD)	(CVD)	(P-CVD)	(P-CVD)	(P-CVD)	(MBE)
transistor	100(<L)	10 <sup>3</sup> (L-M)		diode	300(L)	10(L)	10 <sup>3</sup> (L)	250(L-M)
(h <sub>FE</sub> )	20(L)	100(M)	100(L)	n=1.05	30(M)	50(M)	10 <sup>2</sup> (M)	10(H)
		10(M-H)				(PH anneal)	10(H)	

base Gummel number (cm<sup>-2</sup>): L:~5x10<sup>12</sup>, M:~5x10<sup>13</sup>, H:~5x10<sup>14</sup>




Fig.1. h<sub>FE</sub> versus I<sub>C</sub> of the uc-Si:H- and uc-SiC<sub>x</sub>-emitter HBT's.




Fig.3. Transit time components.




Fig.4. Loaded gate delay time for advanced CMOS and bipolar.




Fig.2. Calculated results of f<sub>T</sub> as a function of I<sub>C</sub> density.




Fig.5. Future performance of Si HBT CMOS (256kbit SRAM).