

Low Interface State Density SiO₂ on GaAs by High Quality Deposition and Ga Outdiffusion Control

Suehiro Sugitani and Kazuyoshi Asai

NTT LSI Laboratories

3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-01 Japan

The interface states between a passivation film and an active layer have been found to exert a pronounced influence on the performance of low-noise and high-power GaAs MESFETs¹⁾. A number of surface treatment methods^{2,3)} have been attracting much recent attention as a means of improving GaAs surface and insulator/GaAs interface properties. Although these methods yield a highly stable and enduring surface, the insulator/GaAs interface property was not improved sufficiently in most cases, because interface states are always associated with defects induced by the film deposition process. This suggests the best way to achieve low interface state density (N_{ss}) is to optimally bind an insulator on the GaAs surface without disrupting the GaAs surface. In this study, a high quality SiO₂ deposition and post annealing were investigated in an effort to enhance the interface properties. We succeeded in drastically reducing the N_{ss} ($3 \times 10^{10} \text{ eV}^{-1} \text{ cm}^{-2}$) by decreasing N and H impurities in the SiO₂ film and controlling the amount of Ga outdiffusion.

A Si-doped n-type (100) GaAs wafer was used in the study with carrier concentrations ranging from 1×10^{17} to $3.2 \times 10^{17} \text{ cm}^{-3}$. SiO₂ deposition was performed by electron cyclotron resonance (ECR) PCVD using SiH₄ and O₂ source gases at below 100 °C. To compare with the SiO₂ film, SiO_xN_y film was deposited on GaAs by the same method adding N₂. After deposition, the samples were annealed for 30 min at temperatures ranging from 300 to 800 °C. The characteristics of the SiO₂/GaAs interface were investigated by secondary ion mass spectroscopy (SIMS), Auger electron spectroscopy (AES), infrared absorption measurements (IR), and C-V measurements using Au/SiO₂/GaAs MIS diodes.

C-V curves for the SiO₂/GaAs and SiO_xN_y/GaAs are shown in Fig. 1. The dependence of minimum N_{ss} on the N₂ flow rate derived from the 1 MHz C-V measurements using the Terman's method is shown in Fig. 2. As the N₂ flow rate decreases, the hysteresis of the C-V curve and minimum N_{ss} decrease. IR data indicated that the Si-H peak increased with N₂ flow rate. These results suggest that it is important to form SiO₂ film without N and H impurities to reduce N_{ss}.

Figure 3 shows the N_{ss} distribution of SiO₂/GaAs annealed at different temperatures (T_p). The minimum N_{ss} decreases as T_p increases, and the minimum N_{ss} of $1.1 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ at 300 °C decreases to $3 \times 10^{10} \text{ eV}^{-1} \text{ cm}^{-2}$ at 690 °C. This minimum value is the lowest order ever reported for a SiO₂/GaAs interface. However, at 800 °C N_{ss} increases. SIMS data show that Ga in SiO₂ film increase with T_p as shown in Fig. 4. AES data indicated that Si atoms in SiO₂ diffused to the SiO₂/GaAs interface with T_p. In the as-deposition sample, many electrically unstable Ga atoms created during the deposition process are thought to exist in the SiO₂/GaAs interface. Apparently these Ga atoms are able to easily diffuse into SiO₂ film at lower temperatures. Then Si

atoms in SiO_2 occupy the vacated positions created by Ga outdiffusion and a good SiO_2/GaAs interface is formed. However, at 800°C many Ga atoms diffuse into the SiO_2 and excessive Ga vacancies are generated in the GaAs substrate and Nss increases. Here, it is described for the first time that Ga outdiffusion is closely related to the Nss reduction. On the other hand, post annealing process improves the $\text{SiO}_x\text{N}_y/\text{GaAs}$ interface property. However, the Nss decrement for $\text{SiO}_x\text{N}_y/\text{GaAs}$ is much smaller than that for the SiO_2/GaAs . Therefore, both of the above processes are necessary to achieve the very low-Nss. This low-Nss SiO_2 film can suppress the surface degradation of GaAs devices.

- 1) M. Ozaki, K. Kodama, and A. Shibatomi, Symp. GaAs and Related Compounds, 323(1981).
- 2) S. D. Offsey, J. M. Woodall, A. C. Warren, P. D. Kircher, T. I. Chappell, and G. D. Petit, Appl. Phys. Lett. 48, 475(1986).
- 3) H. Oigawa, J. Fan, Y. Nannichi, K. Ando, K. Saiki, and A. Koma, Extended Abstracts of the 20th Conference on Solid State Devices and Materials, 263(1988).




Fig. 1. C-V curves for SiO_2/GaAs and $\text{SiO}_x\text{N}_y/\text{GaAs}$. $a = \text{N}_2/(\text{N}_2 + \text{O}_2)$




Fig. 2. Dependence of minimum Nss on N_2 flow rate. Annealing temperature is 690°C .




Fig. 3. Nss distributions of SiO_2/GaAs annealed at different temperatures.




Fig. 4. Dependence of Ga intensity in SiO_2 obtained from SIMS on annealing temperature.