

A 5 nm Thick Ultra-Thin Double-Gated Poly Si TFT Using Si_2H_6 as a Source Gas

T.Ueda, H.Komiya, T.Ashida and R.Miyake
IC GROUP, SHARP CORPORATION
2613-1, Ichinomoto, Tenri, Nara 632, Japan

A 5nm thick ultra-thin double-gated Poly Si TFT using Si_2H_6 as a source gas has been developed. Ultra thin Poly Si film benefits low off current (I_{off}) [1] and double-gated structure improves on current (I_{on}). [2] In this work, I_{off} less than 10fA/ μm and on/off current ratio ($I_{\text{on}}/I_{\text{off}}$) more than $1\text{E}4$ are accomplished. These characteristics could satisfy the demands for 16Mbits SRAMs with very low standby current and high cell stability.

A double-gated structure of Poly Si TFT is shown in Fig.1. Top gate (TG) is electrically connected with bottom gate (BG). A 350nm thick P^+ Poly Si BG with 0.6 μm width was fabricated on thermally grown oxide. After side wall spacer and 150nm thick lower gate oxide formation, ultra thin Si film as a TFT body was deposited at 500C by conventional LPCVD system using Si_2H_6 as a source gas. A 35nm upper gate oxide was grown by LPCVD at 800C. A 150nm thick P^+ Poly Si TG formation just on the BG was followed by B^+ ion implantation at a dose of $4\text{E}14\text{cm}^{-2}$ to form source and drain regions, when TG with photo resist acted as a self-aligned mask as shown in Fig.2. CVD oxide and BPSG were deposited and annealed at 950C in N_2 for 30min. After contact hole opening and Al-Si metallization, devices were sintered at 420C. Hydrogenation was not carried out in this process.

Fig.3 shows TEM photograph of 5nm ultra thin Si film as a TFT body. Its grain size is about 25nm as the same as 5 times of film thickness. In Si LPCVD, with decreasing deposition temperature nucleus density increases and island growth is suppressed. As a result, ultra thin continuous film grows. Because Si_2H_6 is dissociated at lower temperature than that of conventional SiH_4 , Si_2H_6 is attractive source gas for the well-controlled growth of ultra-thin continuous Si film. Fig.4 shows drain current (I_{ds}) characteristics of 5nm ultra-thin double-gated TFTs with various TG width (W_t) at drain voltage (V_d) = -4V, in which BG width (W_b) of all is 0.6 μm . By thinning Poly Si to 5 nm, I_{off} drastically decreases and reaches to 4fA/ μm .

Fig.5 shows I_{off} , I_{on} and $I_{\text{on}}/I_{\text{off}}$ of 5nm thick ultra-thin double-gated and single gate TFTs with a 0.6 μm wide BG as a function of W_t . Single gate TFTs have the same structure as double-gated ones, but their TG are only biased. Both of I_{on} and I_{off} decrease in W_t between 1.0 and 1.6 μm . Fortunately, I_{on} of double-gated TFTs is larger than that of single gate TFTs. This reduction of I_{ds} is caused by vertical offset structure for TG as shown in Fig.2, where TG is slightly wider than BG. At the time of B^+ ion implantation to source and drain region, TFT body along side wall of BG is not implanted because ion direction is parallel to it, which results in offset formation. In the case of single gate TFTs, offset region behaves only resistor, while in the case of double-gated TFTs, it is modulated by BG and I_{on} is improved. Because of thicker side wall spacer than that of gate oxide on BG, electric field in the offset region is weak but its

effectiveness is sufficient for high I_{on}/I_{off} .

In conclusion, 5nm ultra thin Poly Si can be deposited by using Si_2H_6 as a source gas. Using it, double gated TFTs with vertical offset region for top gate have accomplished I_{off} as low as 4fA/ μm and I_{on}/I_{off} as high as $3E4$. Ultra-thin double-gated TFTs will promise 16Mbits SRAMs.

Authors wish to thank Mr.Nakano for his help in TEM observations.

REFERENCES

- [1]T.Hashimoto et al.,Ext. Abs. the 21st Conf. SSDM(1989), p97
[2]A.O.Adan et al.,Symp. on VLSI Tech. Dig.(1990), p19




Fig.1 SEM photograph of double-gated Poly Si TFT structure




Fig.2 Schematic cross-section of vertical offset structure




Fig.3 TEM photograph of 5nm ultra thin Poly Si film




Fig.4 I_{ds} characteristics of ultra-thin double-gated TFTs with various W_t
 $W_b=0.6\mu m$, $V_d=-4V$
 W_t : (a) $0.8\mu m$, (b) $1.0\mu m$
(c) $1.4\mu m$, (d) $2.0\mu m$




Fig.5 I_{off} , I_{on} and I_{on}/I_{off} of double-gated(D) and single gate(S) TFTs as a function of W_t at $V_d=-4V$