Invited

Advanced Process Features for High Density DRAMs

W. Beinvogl, W. Müller Siemens AG, Semiconductor Division D-8000 Munich 83, Otto-Hahn-Ring 6

The evolution of DRAM technology is overviewed with a future perspective including the 64M generation. The tree of cell structures starting from the basic threedimensional approaches trench cell and stacked capacitor cell is discussed. For capacitor dielectric among several alternatives the widely used ONO will probably suffice for 16M and 64M devices. The reduction of the one transistor cell size circumventing lithographic tolerances will be assisted by various selfalignment techniques such as a selfaligned bitline contact. Finally the limitations of current interconnect and contact metallisations schemes as well as possible solutions are addressed.

1. INTRODUCTION AND OVERVIEW

DRAMs have widely been considered as the main technology drivers for silicon ICs with respect to process innovations, fine patterning technology and manufacturing culture. This technology overview covers the cell structures (2.), capacitor dielectric (3.), selfaligning techniques (4.) and metallisation (5.). A generation window from 64kbit to 64Mbit density chosen. Optical is lithography exploiting deep UV wavelength in conjunction with advanced resist schemes is likely to suffice even for the 64M generation with 0.3 to 0.4 μ m minimum features (Fig. 1). 3D cells became standard in the 4M generation, many refined versions have been published. Vertical cell transistors may come into practical use in the 64M generation earliest. The pathway of V_{CC}reduction is quite clear in view of the 3.3 V JEDEC proposal for the 64M1). Progress in patterning technology is exemplified by the cell size reduction (Fig. 2) by a factor of 2.7 per generation in the average. The one transistor cell charge however remains fairly constant since sense amplifier noise margins and reliability forbid scaling.

2. DRAM CELL STRUCTURES

The one transistor DRAM cell consists of a storage capacitor and the transfer transistor isolating the capacitor from the bitline (BL). Up to 1M a planar MOS capacitor was used. For the 3D cells in the 4M generation, the two main approaches are the trench cell with the capacitor formed within a trench in the substrate and the stacked cell where the capacitor is formed as a polysilicon / dielectric / polysilicon stack on top of the transfer transistor²) ³). Since that time a large number of different 3D cells has been proposed (Fig. 3). This cell evolutionary tree shows two main branches, the trench type and the stacked type. For trench type 16M cells the trench-trench leakage problem has to be solved. Two approaches to are to use the substrate as capacitor plate (Inverted Trench Cell), or to minimize the depth of the trench doping. Relaxation of the trench aspect ratio is achieved in Surrounding Trench Cells where the trench serves as part of the cell isolation. The basic problem for the stacked cell is its limited cell capacitance. To increase capacitor area either

the vertical portions are increased or mulitlayered structures are used.

Examples of the evolution from 4M to 64M are shown in Table $1^{(4)5)}$ ⁽⁶⁾ ⁽⁷⁾. The aspect ratio of the trench has to be increased from 4 to 11 together with reducing the effective dielectric thickness from 12 to 5 nm.

Some approaches for arranging the transfer transistor vertically are shown in Fig. 4. These concepts need very deep trenches and a well controlled electrode etchback. The capacitor node contact has to be formed in the trench.

Trench Cell				Stacked Cell			
	4M	16M	64M		4M	16M	64M
Cell Structure	Trench	Stacked Tr.	Oxide Isol. Stacked Tr.	Cell Structure	Stacked	Dash	Fin Stacked (2 Fin)
Trench Depth (μm) Cross Section (μm ²)	4.0 0.9x1.0	4.5 0.7×0.95	5.5 0.5x0.7	Stack Height (µm)	0.6	0.9	1.1
Effect. Dielectr. Thickness (nm)	12	9	5	Effect. Dielectr. Thickness (nm)	7	5	4
Cell Capacitance (fF)	35	35	. 32	Cell Capacitance (fF)	35	35	27
Innovations:	Trench Etching, Trench Doping, ONO Dielectric	Shallow Trench Doping, Interpoly Dielectric	Selfaligned Trench Sidewall Contact	Innovations:	Stack Contact, Interpoly Dielectric	Double Self Aligned Stack Contact	Fin Forma- tion

Tab. 1 Technology Features for Trench and Stacked Cells

3. CAPACITOR DIELECTRIC

In order to compensate for shrinking lateral capacitor dimensions, the SiO₂ thickness has been reduced substantially until 1M (8 - 10 nm). In 3D cells multilayer dielectrics, preferrably ONO, became a necessity. Reducing the ONO thickness deff to 5 nm, a 64M cell with 30 fF is feasible⁸⁾ 9). The capacitor dielectric area per chip dramatically increases for 3D cells up to 400 - 500 mm² for 64M (Fig. 5). The data are derived from cell studies using stacked trench (16M) and oxide isolated stacked trench (64M). The E-field on the capacitor dielectric has been and will be kept below 3 MV/cm under nominal conditions (Fig.6). The major factors are Vcc/2plate voltage, 3D cells and array voltage reduction from 16M onwards. ONO layers will probably reach their limit in the 64M generation. Investigations of deff = 5nm structures indicate sufficient reliability9), but the onset of direct tunneling strongly increases leakage currents for d < 5 nm. Alternatives are

high \leq dielectrics. Considerable progress has been achieved with Ta₂0₅10). Also investigations of ferroelectric materials such as PZT has started for DRAM applications¹¹). A high charge storage density of around 7µCb cm⁻² has been found.

4. SELF ALIGNED TECHNOLOGIES FOR DRAM CELLS

With edge overlay accuracy resisting scaling, selfaligning technologies became necessary. The various approaches for selfaligned bitline contact (BLC) and cell node contact (CNC) are summarised in Tabe 24) 12). All these technologies use an oxide or nitride encapsulation of the wordlines (WL) either by a selective oxidation or a spacer technique. The complexity of BLC or CNC depends on the requirements for the thickness of the intermediate oxide between WL and BL. If the WL encapsulation gives a sufficient low coupling capacitance, selfalignment is very simple. The contact mask can overlap the gate without any further precautions. If the WL encapsulation is not sufficient for WL to BL isolation either with respect to planarization or with respect to coupling capacitance, more sophisticated techniques have to be used. The most common approach is to use an etchstop layer on top of the WL encapsulation as shown in Fig.7.

Cell Type	Selfalign. Contact	Technology	DRAM Generat
Trench Transistor Cell with Self- aligned Contact TSAC (NEC, 1986)	BLC	 Nitride Oxidation Barrier on Poly 1 Plate and S/D Regions Selective Oxide Encapsulation (OE) of Wordlines 	4M
Trench Transistor Cell (Ti, 1986)	CNC	 Selfaligned Trench Sidewall Contact Opening and Outdiffusion from Poly-Si Storage Node 	4M
Fully Overlapping Bitline Contact FOBIC (Siemens, 1987)	BLC	OE of Transfergate and Etchstop Layer for BL- Contact Opening	4M
Quadruple STC "(Hitachi, 1987)	BLC	 OE of Transfergate and Poly-Si "Landing" Pads Overlapping Gate and Fieldoxide 	4M
Sheath Plate Capacitor Cell (Hitachi, 1988)	BLC	OE of Transfergate and Poly-Si "Landing" Pads Overlapping Gate and Fieldoxide Trench Sidewall Contact Opening and Out- diffusion from Poly-Si Storage Node	16M
DASH Cell (Hitachi, 1988)	BLC, CNC	Oxide Encapsulation of Wordlines and Bitlines	16M
Spread Source/Drain Transfergate (Toshiba, 1989)	BLC, CNC	Selective Lateral Silicon Overgrowth of Source/Drain Regions	64M
Oxide Isolated Stack Trench Cell BLC (Siemens, 1990) CNC		OE of Transfergate and Oxidable Poly-SI etch stop Layer Selfaligned Trench Sidewall Opening and Out- diffusion from Poly-Si Storage Node	64M

Tab.2 Self Aligned DRAM Cell Contact Technologies

5. METALLISATION

Conventional AISi metallisation has already been improved by migration reducina additions such as Cu and barrier layers such us TiN or TiW in present DRAM generations. For a 64M device the total metal length per chip will be around 100 meters. Improved planarisation underneath metallisation will be a necessity. In view of the problems listed in Table 3, AI metallisation still has further improvement potential¹³) such as multisandwich structures AlSi/Ti/AlSi¹⁴). Alternative materials like W are already used by some manufactures for its high electromigration resistance and easv patternability, however with the drawback of a higher sheet resistivity. The most widely investigated and promising approach to relax the contact/via problem are refill techniques, either by deposition/ etchback or by a selective deposition. However apart from its rather sophisticated process features the significant additional process cost seems to postpone practical application to the point of absolute necessity.



 Table 3 Problems and innovative approaches in metallisation

REFERENCES

- A. F.Tasch, L.H.Parker, Proc. IEEE <u>77</u>, 1989,374-388
- P. Chatterjee, IEDM Techn. Digest, 1986, 128-131
- H. Sunami, IEDM Tech. Digest, 1985, 694-697
- S. Auer et al paper to be presented at Conf. SSDM 1990, Sendai
- 5) L. Risch et al, paper to be presented at Conf. SSDM 1990, Sendai
- T. Ema et al, IEDM Tech. Digest, 1988, 592-595
- S. Kimura et al, IEDM Tech. Digest, 1988, 596-599
- J. Yugami, et al, Conf. SSDM 1988, Ext. Abstracts, 173-176
- 9) A. Spitzer, et al to be presented at ESSDERC, Nottingham, 1990
- 10) Y. Numasawa, et al, IEDM 1989, Techn. Digest, 43-46
- 11) J. Carrano , et al, IEDM 1989, Techn. Digest, 255-258
- T. Kaga et al, IEEE Trans. El. Dev. <u>35</u>, 1988, 1257-1263
- 13) D. Pramanik et al, Solid State Technology, March 1990, 73-79
- 14) G. Röska et al, Proc. ESSDERC 1989, 657-660

64 k	256 k	11	A	4 M	16 M	64 M	
waferste dry etchi	ppers (g-line	e)			i-line	deep UV	
nMOS			CMOS		BICMOS		
double poly, single metal		triple poly/ double metal		double metal			
	metal silicides bar			barrier n	rrier metal refractory metal		
planar	HiC cell		3D	cell .	advanced 3 ONO dieled	D cells	
standard transistor LDD-			transistor			3D tran- sistor	
V _{CC} = 5 V on chip vol- tage reduction					V _{CC} = 3.3V		

Fig.1 Major innovations in DRAM technology from 64k to 64M. In reality transitions occur smoother then drawn for reasons of simplicity.



Fig. 5 Increase of area of varactor dielectric per chip and area ratio ("folding efficiency") from 64k to 64M.



Fig. 6 Electric field exerted on capacitor dielectric. The measures to keep the field well below 3 MV/cm are indicated.



Fig. 7 Process flow for selfaligned bitline contact formation using an oxidable etchstopp layer⁵⁾