

## Low Temperature Polysilicon TFTs by Non-Mass-Separated Ion Flux Doping Technique

Kunio MASUMO, Masaya KUNIGITA, Satoshi TAKAFUJI, Nobuhiro NAKAMURA,  
Atsushi IWASAKI, and Masanori YUKI

Research Center, Asahi Glass Co., Ltd.  
Hazawa-cho Kanagawa-ku Yokohama 221, Japan

A low temperature and high throughput self aligned poly-Si TFT fabrication process has been developed. The process includes two key techniques. The first one is a laser induced crystallization of a-Si, occurring in the solid phase, using a high beam scanning speed. The second is a large diameter ion flux doping without mass separation. The maximum processing temperature is 450°C, which is sufficiently low to use inexpensive glass substrates. With this process, excellent poly-Si TFT characteristics of  $I_{on}/I_{off} > 10^6$  and  $\mu_{FE} = 40 \text{ cm}^2/\text{Vs}$  were obtained.

### 1. Introduction

High process temperature is one of the most serious problems for the application of poly-Si TFTs to large area liquid crystal displays (LCDs). Several low temperature processes of LPCVD poly-Si of approximately 600°C have been reported,<sup>1-3)</sup> however, this temperature is not sufficiently low for inexpensive glass substrates. Laser crystallization seems to be the most promising method to reduce the process temperature of poly-Si.<sup>4-6)</sup>

Parasitic capacitance is another serious problem of large area TFT-LCDs. Self aligned structure is considered to be a good solution to this problem.

We have developed a self aligned poly-Si TFT process with low process temperature and high throughput, using

- \*Laser induced crystallization of a-Si,
- \*Large diameter ion flux doping.

### 2. Laser crystallized poly-Si

Our poly-Si was prepared by laser induced crystallization of PECVD a-Si. Scan

speed of the laser beam was an important parameter, and in this study, scan speed of the CW Ar laser beam was 13.0 m/s. This transformation process is a kind of solid phase explosive crystallization that proceeds almost entirely in the solid phase.<sup>7)</sup> Crystallization was carried out with unheated substrates in air. Details of experimental conditions were reported previously.<sup>8)</sup>

Fig.1(a) is TEM micrograph of a cross section of poly-Si perpendicular to the laser beam scan, showing the grain boundaries to be very obscure. Fig.1(b) shows a plan view in which the grain sizes are small and scattered. The average grain size of about 30nm is estimated from X-ray diffraction analysis (Fig.2). Fig.2 also shows that orientation is very weak. Our poly-Si has a fairly high mobility of  $40 \text{ cm}^2/\text{Vs}$  despite the small grain sizes and the very weak orientation. The recent work of Serikawa et al.<sup>9)</sup> shows that poly-Si with obscure grain boundaries and a columnar structure has very high mobility ( $350 \text{ cm}^2/\text{Vs}$ )




Fig.1 TEM micrograph of laser crystallized poly-Si films. (a) cross section view (b) plan view.




Fig.2 X-ray diffraction patterns of laser crystallized poly-Si film.

in spite of the small grain size. Our poly-Si also has obscure grain boundaries. These high mobilities are thought to be caused by the obscure grain boundaries.

### 3. Ion flux doping

Source and drain regions of the poly-Si TFTs were formed by non-mass-separated ion flux doping using a bucket type ion source. This ion source had been previously developed as a nuclear fusion ion source and recently has been applied to etching, sputtering, and ion implantation.<sup>10)</sup> Yoshida et al.<sup>11)</sup> applied a new type ion source using RF discharge and a magnetic field to the formation of source and drain of TFTs. The bucket type ion source is also suitable for ion implantation to TFTs for display use, as it can readily produce high current and large diameter uniform ion flux.<sup>12)</sup>

In this study, the source gas was pure PH<sub>3</sub> or 5% PH<sub>3</sub> in hydrogen. The ion flux was extracted from the ion source, accelerated by 2.5-10.0kV, and irradiated directly onto samples without mass separation. Samples were neither heated nor cooled.

Fig.3 shows the depth profile of phosphorus atoms in laser crystallized poly-

Si. The source gas is pure PH<sub>3</sub> and the acceleration voltage is 5.0kV. The peak position of phosphorus concentration is shallower than 10nm and this roughly agrees with LSS theory.

Fig.4 shows the sheet resistance of the doped layer versus annealing temperature after doping. At acceleration voltage (V<sub>acc</sub>) value of 5.0kV, fairly low sheet resistance of 10<sup>4</sup>Ω/□ was obtained with 300°C annealing. The sample of V<sub>acc</sub>=10.0kV requires a higher annealing temperature to reduce resistance. This is presumably due to heavier damages at ion implantation. The samples at V<sub>acc</sub>=2.5kV shows somewhat higher resistance than the 5.0kV samples. This is probably because doped layers of 2.5kV samples were thinner than those of the 5.0kV samples.

### 4. TFT structure and characteristics

Fig.5 illustrates a cross section of a self aligned poly-Si TFT. SiO<sub>x</sub>, a-Si, and SiON were deposited successively on glass substrates (Asahi AN) by PECVD at 300°C. The SiON was deposited in order to reduce the reflection of the laser beam. After annealing at 450°C for 30min in N<sub>2</sub> flow for




Fig.3 The depth profile of phosphorus atoms in laser crystallized poly-Si.

the reduction of hydrogen concentration in a-Si, poly-Si lines were formed by laser induced crystallization at room temperature in air. The samples were furnace annealed again (450°C 60min in N<sub>2</sub> flow), the SiON layer was removed, and the poly-Si was patterned to form islands. Then gate insulator SiN<sub>x</sub> was deposited by PECVD at 350°C and Cr gate metal was evaporated and patterned. After dry etching of SiN<sub>x</sub>, source and drain regions were formed by the above-mentioned ion flux doping. The acceleration voltage was 5.0kV and phosphorus dose was  $2 \times 10^{15}$  ions/cm<sup>2</sup>. After furnace annealing at 300°C for 60min in N<sub>2</sub> flow, SiN<sub>x</sub> was deposited. Contact holes, Cr/Al source and drain metals were formed. Finally SiON was deposited as a passivation layer. The W/L of the channel was 10μm/20μm.

Fig.6 indicates the drain current as a function of gate voltage. Ion/I<sub>off</sub> ratio is greater than 10<sup>6</sup>, and the threshold voltage is around 2V. The field effect mobility is around 40 cm<sup>2</sup>/Vs, the slope of the subthreshold is about 0.7 V/decade.

Fig.7 shows the drain current versus




Fig.4 Sheet resistance of doped poly-Si. Activation annealing was carried out for 60min in N<sub>2</sub> flow. (a)V<sub>acc</sub>=2.5kV, (b)5.0kV, (c)10.0kV.

the drain voltage. A good source and drain contact is achieved.

These self aligned poly-Si TFTs were applied to pixel transistors of LC-TV. The optical performance of the LC-TV shows there are no parasitic capacitance due to gate-drain overlap. The precise results will be reported shortly.

## 5. Summary

A low temperature and high throughput self aligned poly-Si TFT fabrication process has been developed.

The poly-Si films were formed by laser induced crystallization of a-Si in which small and non-orientated grains were




Fig.5 The self aligned poly-Si TFT structure. Poly-Si is 100nm thick and gate insulator SiN<sub>x</sub> is 200nm thick.




Fig.6 Id-Vg characteristics.




Fig.7 Id-Vd characteristics.

obtained.

The source and drain regions were formed by a new ion flux doping technique which utilizes a bucket type ion source with no mass separation. When the acceleration voltage was sufficiently low, low sheet resistance and good ohmic contact were achieved with furnace annealing of 300°C.

The fabricated self-aligned poly-Si TFTs show excellent characteristics and were successfully applied to 3.4" diagonal full color LC-TV.

#### References

- 1) S.Morozumi et al.; Proc. Japan Display, 1986, p.196.
- 2) D.B.Meakin et al.; Appl. Phys. Lett. 50 (1987) 1894.
- 3) J.Ohwada et al.; IEEE Trans. Electron Devices 36 (1989) 1923.
- 4) F.Morin et al.; Proc. Euro Display, 1981, p.206.
- 5) M.Yuki et al.; IEEE Trans. Electron Devices 36 (1989) 1934.
- 6) T.Sameshima et al.; Jpn. J. Appl. Phys. 28 (1989) 1789.
- 7) J.C.C.Fan et al.; Appl. Phys. Lett. 36 (1980) 158.
- 8) K.Masumo et al.; J. Non-Cryst. Solids 115 (1989) 147.
- 9) T.Serikawa et al.; IEEE Trans. Electron Devices 36 (1989) 1929.
- 10) K.Matsukuma et al.; Jpn. J. Appl. Phys. 28 (1989) 167.
- 11) A.Yoshida et al.; IEEE Electron Device Lett. EDL-9 (1988) 90.
- 12) K.Matsuda et al.; Nucl. Instrum. & Methods B21 (1987) 314.