# The Optimum Design of TFTs by the Dynamic Characteristics Measurement

Tsutomu YAMADA, Susumu OHIMA, Katsuya KIHARA, Yushi JINNO Yuji OKITA, Teijiro ARIOKA, Takao YAMAGUCHI, and Takashi NAKAKADO Semiconductor Research Center SANYO Electric Co.,Ltd 809 Takamaru, Higashi-Tarumi Tarumi-ku, Kobe 655 Japan

By measuring the voltage from the source electrode of the TEG-TFTs, the dynamic characteristics of TFT-LCDs have been analysed. It was clearly determined that the Vrms decrement depends on the increase in the delay time of the gate signal. Under the H-Reversed Halfline driving method, the time lag between the drain and the gate signal, and the size of TFTs were both optimized. We were able to obtain these results on the condition that  $\tau$ delay was as 1/3 the on-time of the gate signal.

## 1. Introduction

Recently. Liquid Crystal Displays addressed by amorphous silicon thin film transistors (TFT-LCDs) have received a great deal of attention and have been widely applied to OA terminal displays<sup>1)</sup> and video projectors<sup>2)3)</sup>,etc., because they enable large-area, high-quality and high-resolution color displays. In the near future, as the demands for these performances will increase the optimum design of TFTs becomes more important. Up to now. the dynamic characteristics have been estimated indirectly by means of transmittance versus applied voltage (V-T)characteristics<sup>4</sup>).

The H-Reversed driving method, in which the polarity of video signals is reversed in each scanning line, is generally used to obtain flicker-free displays. In this case, however, the picture quality of TFT-LCDs deteriorates because of many factors, such as the delay time of the gate signal  $(\tau delay)$  and the time lag between the drain and the gate signal (Tgd), etc. In this have clearly explained the paper, we

mechanisms for this, and have also optimized the driving conditions and the size of TFTs by directly measuring the dynamic characteristics<sup>5)6)</sup>.

### 2. Measuring method

We used TEG (Test Element Group)-TFTs, which are about 100 times as large as the original TFTs (W/L). A storage capacitor for pixel capacitance is connected to the source electrode. and the source voltage is measured directly by using a voltage follower circuit. Fig. 1 shows the block diagram of the TFT Dynamic Characteristics Measurement System. The driving waveform used in this experiment is shown in Fig. 2. Based on the NTSC Halfline driving method, the gate signal (Vg) is a pulse with a field period (Tf) of 1/60 sec and an on-time (Ton) of about 60 µsec. Vc is a DC voltage applied the to opposite side of the storage capacitor. Tgd is the time lag between the drain and the gate signal. tdelay is the time required for the gate signal to decline from 100% of maximum amplitude to 10%. The

dynamic dependence of the TFT-LCDs characteristics on tdelay and Tgd are measured for many dummy capacitances.



Fig. 1 The block diagram of the TFT Dynamic Characteristics Measurement System.



Fig. 2 The driving waveform based on the H-Reversed NTSC Halfline driving method.

#### 3. Results and Discussion

In this experiment, we defined ton as a parameter for charging. This is expressed by ton = Ron C

where Ron is the on-state resistance of TFT at Vg= 7.5V, Vd= 3V, and C is the dummy capacitance. Fig. 3 shows  $\tau$  delay dependence of the relative ratio of the effective voltage to the applied voltage (Vrms/Vin), the charging ratio and the holding ratio.  $\tau$  on is about 16  $\mu$  sec. On the condition that Tgd is constant, the Vrms decreases when  $\tau$  delay is larger.



Fig. 3  $\tau$  delay dependence of the Vrms/Vin, the charging ratio and the holding ratio.  $\triangle$ ,  $\bigcirc$  and  $\square$  are measured points for the Vrms/Vin, the charging ratio and the holding ratio.  $\tau$  on is about 16  $\mu$ sec. Tgd is 2.6  $\mu$ sec.

As shown in Fig. 3, the charging ratio slightly decreases but the holding ratio decreases dramatically. We realized that the main cause of the Vrms decrease is not a reduction in the charging ratio but rather inferior off-state characteristics. Detailed observation of the discharged waveforms made the mechanisms for these inferior off-state characteristics clear.

Fig. 4 shows the waveforms of the source voltage in the positive period (Vd(+)) and the negative period (Vd(-)), when t delay is about 20 µsec (solid line). It also shows the source voltage when tdelay is 0 ILSPC for comparison (broken line). ΔV is the difference of the source voltage. When tdelay is 20 μsec the charging ratio is a sufficient value (>95%) within Ton. At the falling gate signal. leakage current is large because the TFTs have not completely reached an off-state, and the drain voltage changes, so the source voltage is discharged to the drain electrode. When tdelay is 0 **#**sec these inferior off-state characteristics are not observed. These characteristics are more noticeable in the negative period, that is,  $\Delta V$  is larger than the positive period. Fig. 5 shows Tgd in dependence of the Vrms/Vin on the constant tdelay. Under these conditions, the Vrms takes a maximum value in the optimum Tgd. As Tgd is smaller than the optimum value, the Vrms decreases because of inferior off-state characteristics. And as Tgd is larger than the optimum value, the Vrms decreases because of the charging ratio reduction. That is to say, we are able to maximize Vrms by optimizing Tgd.



Fig. 4 The waveforms of the source voltage for rdelay ; 20  $\mu$ sec (solid line) , 0  $\mu$ sec (broken line) in the positive period (Vd(+)) (a) and the negative period (Vd(-)) (b).  $\Delta V$  is the difference of the source voltage.

Fig. 6 shows ton dependence of Vrms/Vin at the optimum Tgd. The maximum value of the Vrms decreases as ton increases. Although off-state characteristics can be improved by optimizing Tgd, the charging ratio decreases because the effective charging time becomes shorter. We are thus able to determine the maximum  $\tau$  on to obtain a Vrms value which is nearly equal to the applied voltage.

Consequently, we are able to determine the optimum Tgd and the size of TFTs on the condition that  $\tau$  delay is as large as 20  $\mu$  sec.



Fig. 5 Tgd dependence of the Vrms/Vin.  $\bigcirc$ ,  $\triangle$  and  $\square$  are measured points for  $\tau$  on ; 5, 25, 50 µsec.  $\tau$  delay is about 20 µsec.



Fig. 6 ton dependence of the Vrms. O and  $\triangle$  are measured points for tdelay; 0, 20 µsec. Tgd is the optimum value for each ton.

#### 4. Conclusion

Using the method for measuring dynamic characteristics, we showed the dependence of the effective voltage (Vrms) on the delay time of the gate signal ( $\tau$ delay), the time lag between the drain and the gate signal (Tgd), and the size of TFTs (W/L and/or pixel capacitance). The mechanisms for this

dependence were made clear and the optimum design of TFT-LCDs was devised.

When tdelay is large, the Vrms applied to the storage capacitor decreases, which is the main cause of inferior off-state characteristics. These characteristics are caused by increments of leakage current which occur at the falling gate signal because the drain voltage changes before the TFTs have completely reached the off-state. Optimizing Tgd, the Vrms reaches a maximum value, and this maximum value depends on the size of TFTs.

In the near future, TFT-LCDs will tend to be larger in size and of a higher resolution, so the resistance of the gate bus line will naturally increase. Using our method, we are able to determine and design the optimum Tgd and the optimum size of TFTs. 5. References

1) K.Ichikawa, S.Suzuki, H.Matino, T.Aoki, T.Higuchi and Y.Oana; SID 89 Digest (1989) 226 2) H.Fujimoto, T.Tanaka, Y.Miyatake and S.Hotta: 89 SID Digest (1989)117 3) M.Adachi, T.Matsumoto, N.Nagashima, H.Morimoto, S.Yasuda, M.Ishii and K.Awane: SID Digest (1990) 338 4) Y.Miyata, T.Ogawa and T.Chikamura; Proc. SID. 29/4 (1989) 289 5) K.D.Mackenzie, A.J.Snell, I.French, P.G. LeComber and W.E.Spear; Appl. Phys. A31 (1983) 87 6) F.C.Luo, D.Pultorak and E.Freeman; IEEE Tr. Electr. Dev. ED-30 (1983)202