

Characteristics of a-Si TFTs Using Thermal-CVD-SiO₂/PECVD-SiN_x Double Layered Gate Dielectrics

KAICHI FUKUDA and NOBUKI IBARAKI

Electron Device Engineering Laboratory, Toshiba Corporation
8 Shinsugita-cho, Isogo-ku, Yokohama, Japan

We fabricated a-Si TFTs with thermal-CVD-grown-SiO₂/plasma-CVD-deposited-SiN_x double layers as gate dielectrics, where a-Si:H was deposited on SiN_x. Two kinds of films of APCVD or LPCVD grown SiO₂ were examined. TFT performance depends strongly on the growth temperature (Ts) of SiO₂. High performance TFTs, which have large field effect mobility of $\mu \sim 1\text{cm}^2/\text{vs}$ and quite sufficient stability for practical application of TFT-LCDs, were obtained at Ts=430°C.

1. INTRODUCTION

SiN_x¹⁾ and SiO_x²⁾ thin films deposited by plasma-enhanced chemical vapor deposition (PECVD) are widely used as gate dielectrics for amorphous silicon thin film transistors (a-Si TFT). A-Si TFTs using such films show threshold voltage instability caused by charge trapping in gate dielectrics.³⁾ Thin films of SiO₂ grown by thermal-CVD are dense, contain neither N nor H, and have little carrier trapping states. Therefore, the improvement in TFT performance can be expected.

This paper presents characteristics of a-Si TFTs using Thermal-CVD-SiO₂/PECVD-SiN_x double layered gate dielectrics, and compares them with that of TFTs using other gate dielectrics.

2. SAMPLE PREPARATION

a-Si TFTs with inverted staggered electrode structure were fabricated, as shown in Fig.1. Low resistivity molybdenum-tantalum (Mo-Ta) alloy was sputtered for a gate electrode. Thermal-CVD-SiO₂/PECVD-SiN_x double layered structure was used for the




Fig.1 Schematic diagram of a-Si TFT.

gate dielectrics. Thin layers of PECVD-SiN_x, 500Å thick, and hydrogenated amorphous silicon (a-Si:H), 500Å thick, were successively deposited in a single pump down to obtain a clean interface between them. SiN_x acts as a V_{th} control layer to be around 2V. The 500Å thick P-doped n⁺ microcrystalline silicon (n⁺ μc-Si) layer was used for source and drain contacts. The 3500Å thick SiO₂ films were grown by atmospheric (AP) CVD or low pressure (LP) CVD, using SiH₄, O₂ and N₂. In case of APCVD, the O₂/SiH₄ ratio was 20, while in case of LPCVD, the ratio was 2. The growth temperature (Ts) was varied between 350°C and 430°C.

3. SiO₂ FILM PROPERTIES

Figure 2 shows electron spin resonance (ESR) spectra for the SiO₂ film grown by




Fig.2 ESR spectra for SiO_x films.

LPCVD at $T_s=400^\circ\text{C}$ and for SiO_xN_y films deposited by PECVD at $T_s=330^\circ\text{C}$. The thickness of each film was 3500Å. SiO_xN_y films had large spin density caused by Si dangling bonds or O vacancies. Whereas, in case of SiO₂, no signal attributed to spin was detected. Thus, LPCVD-SiO₂ is a high quality material, whose spin density is less than $1 \times 10^{16} \text{ cm}^{-3}$.

Some properties for SiO₂ films, grown by APCVD, are shown in Fig.3. Both refractive index and etching rate by buffered HF were independent from T_s , while, O/Si ratio, measured with Rutherford backscattering spectroscopy, slightly increased with increasing T_s . It is considered that the film grown at 430°C has almost stoichiometric composition, and that films grown at low temperature are just a little silicon rich.

4. TFT CHARACTERISTICS

Figure 4 shows field effect mobility (μ) and threshold voltage (V_{th}) as a function of SiO₂ growth temperature T_s values. Eight samples were measured at each T_s . When $T_s=350^\circ\text{C}$, both μ and V_{th} scattered very much. However, it was observed that μ increased and V_{th} decreased with increasing T_s . When $T_s=430^\circ\text{C}$, $\mu=1.0 \pm 0.2 \text{ cm}^2/\text{vs}$ and $V_{th}=2.5 \pm 0.3 \text{ V}$ were obtained. These results




Fig.3 SiO₂ film properties for several growth temperature.

suggest that TFT characteristics are mainly dominated by the SiN_x/a-Si interface properties, and are also affected by the SiO₂ bulk properties.

5. V_{th} INSTABILITY

Bias temperature stress (BTS) tests were examined.⁴⁾ Figure 5 shows transfer characteristics for TFTs, before and after applying +15V (+BTS) or -15V (-BTS) to gate




Fig.4 TFT characteristics, μ and V_{th} , as a function of T_s .




Fig.5 Transfer characteristics, before and after applying bias temperature stress.

electrodes at 80°C for 10000 seconds. SiO₂ films were grown by APCVD. In case (a), Ts=350°C, V_{th} shifts both by +BTS and by -BTS were extremely large. Additionally, a negative V_{th} shift was observed by +BTS. The authors considered that this strange behavior was attributed to hole injections from the gate electrode to SiO₂. In case (b), also where Ts=350°C, no negative shift by +BTS was observed. However, the V_{th} shift magnitude was still large. In both cases, V_{th} was unstable, even though initial TFT characteristics were nearly the same as Ts=430°C. In case (c), Ts=430°C, V_{th} shifts by +BTS and -BTS were only about 1V and -0.3V, respectively. It is considered that carrier trapping states in SiO₂ might decrease with increasing Ts.

Figure 6 shows V_{th} shift versus bias voltage curves for the TFTs using following gate dielectrics, APCVD-SiO₂(3500A)/SiN_x(500 A), LPCVD-SiO₂(3500A)/SiN_x(500A), SiN_x(4000A), PECVD-SiO_xN_y(3500A)/SiN_x(500A) and dip.coated-SiO_x(3500A)/SiN_x(500A). Although each TFT had the same SiN_x/a-Si interface, there were many differences among their V_{th} shifts. PECVD-SiO_xN_y/SiN_x gate dielectric TFT showed +4V V_{th} shift by +15V BTS, while, both APCVD and LPCVD showed +1V. Thus,

TFTs using thermal-CVD-SiO₂/SiN_x gate dielectric had much smaller shifts than the others.

Previously, it was reported that one of the V_{th} instability mechanism was charge trapping in SiN_x⁵⁾, and that V_{th} instability depended strongly on SiN_x/a-Si interface properties.⁶⁾ Thus, it was thought that an improvement in its interface was the most effective way to decrease the V_{th} shift.⁶⁾⁷⁾ However, the results presented in this paper suggest that the instability is dominated by the SiO₂ bulk properties, rather than SiN_x/a-Si interface. Furthermore, the V_{th}




Fig.6 V_{th} shift vs. bias voltage curves for the TFTs using various gate dielectric structures.

shift decreases with decreasing total carrier trapping states in a gate dielectric. Thermal-CVD-SiO₂ films, both APCVD and LPCVD, are low defect materials. Therefore, very stable TFT can be obtained by using them.

6. TFT LIFETIME IN LCD OPERATION

V_{th} shifts for TFTs in liquid crystal display (LCD) operation were estimated by a computer simulation method, using the results of BTS tests.⁴⁾ LCD addressing conditions for calculation are shown in Fig.7. The 26V value was used for gate voltage, but this condition was extremely unfavorable for the TFT stability. Figure 8 shows the calculated V_{th} shift versus LCD operating time curves for the TFTs using various gate dielectric structures. Environmental temperature was assumed to be 50°C. Assuming that an ultimate V_{th} shift value was 2V, the estimated lifetimes for TFTs, using PECVD-SiO_x/SiN_x or SiN_x gate dielectrics, were below 10³ hours. In the case of a thermal-CVD-SiO₂/SiN_x dielectric TFT, the lifetime reached 3 × 10⁴ hours.

7. CONCLUSION

The authors conclude that TFT performance is seriously affected by the bulk properties of gate dielectrics. Instability is especially dominated by the total carrier




Fig.7 LCD addressing conditions used for lifetime calculation.




Fig.8 Calculated V_{th} shift vs. LCD operating time curves for the TFTs using various gate dielectric structures.

trapping states in gate dielectrics.

High performance TFTs, which have large field effect mobility, $\mu \sim 1 \text{ cm}^2/\text{vs}$, and quite sufficient stability for practical application of TFT-LCDs, are obtained by using thermal-CVD SiO₂ grown at $T_s=430^\circ\text{C}$.

ACKNOWLEDGMENTS

The authors wish to thank H.Ito, N.Hirata, K.Matsumura and T.Takehara for their useful discussions and experimental assistance.

REFERENCE

1. P.G. LeComber, W.E. Spear and A. Ghaith, *Electron. Lett.* 15 (1979) 179
2. M. Ikeda, M. Dohjo and T. Aoki, *Jpn. J. Appl. Phys.* 1, 26 (1987) 1563
3. M. J. Powell, *Appl. Phys. Lett.* 43 (1983) 597
4. N. Ibaraki, M. Kigoshi, K. Fukuda, and J. Kobayashi, *J. Non-Cryst. Solids* 115 (1989) 138
5. M. J. Powell, C. van Berkel, I. D. French, and D. H. Nicholls, *Appl. Phys. Lett.* 51 (1987) 1242
6. Y. Kaneko, A. Sasano, T. Tsukada, R. Oritsuki and K. Suzuki, *Extended Abstracts of the 18th Int. Conf. on Solid State Devices and Materials* (1986) 699
7. N. Lustig, and J. Kanicki, *J. Appl. Phys.* 65 (1989) 3951