AC Characteristics of Super Self-Aligned Si HBTs with SiC₂ Emitter

Mamoru UGAJIN, Mamoru KUWAGAKI and Shinsuke KONAKA

NTT LSI Laboratories
3-1, Morinosato Wakamiya, Atsugi-shi,
Kanagawa 243-01 Japan

The report discusses wide-bandgap emitter Si HBTs using Super Self-aligned process Technology (SST) with amorphous silicon carbide (SiC₂) emitters. These Si HBTs have a cutoff frequency of 24.0 GHz, the highest ever achieved in wide bandgap emitter Si HBTs. They show smaller emitter-junction capacitance than homojunction transistors. The cutoff-frequency degradation is discussed in relation to emitter resistance and base-collector capacitance. It is shown that emitter resistance is the main factor causing cutoff-frequency degradation.

1. INTRODUCTION

Future high-speed silicon bipolar transistors will use ultra-shallow and high-impurity-concentration bases to obtain short base transit time, low base resistance and high collector-to-emitter breakdown voltage. A silicon hetero-structure transistor (Si HBT) must be used because emitter-base homojunction cannot provide sufficient current gain in high-concentration-base transistors. However, so far small-size wide-bandgap-emitter Si HBTs have not been thoroughly investigated for high-speed devices. Thus, special attention should be given to the speed advantages and disadvantages of small-size wide-bandgap-emitter Si HBTs.

In this paper, small-size Si HBTs fabricated using Super Self-aligned process Technology (SST) with amorphous silicon carbide (SiC₂) emitters are reported, and the necessary conditions for high-speed Si HBTs are discussed. It is shown that emitter resistance is the main factor causing cutoff frequency degradation.

2. DEVICE STRUCTURE

Figure 1 shows a cross section of the fabricated Si HBT made using the SST process. Modifications were then made as follows:

(1) As the advantages of Si HBTs are clear only in high-speed and shallow-base transistors³), the base region was formed by a boron diffusion process with a base junction depth of about 60 nm and surface concentration of \(1 \times 10^{19} \text{ cm}^{-3}\).

(2) To obtain high collector current, the collector area was fabricated with a low resistivity epitaxial layer of 0.24 "cm and Selectively Ion-implanted Collector (SIC)⁴).

(3) To ensure good SiC₂ and metal coverage over the emitter hole surrounded by base polysilicon electrodes, the side walls of the emitter hole were tapered.

(4) To limit emitter resistance, the emitter layer thickness was reduced. The emitter consisted of a 10-nm SiC₂ layer and a 100-nm polysilicon layer.

Fig. 1. Cross-sectional view of fabricated Si HBT.
3. DEVICE CHARACTERISTICS

Figure 2 shows the \( h_{FE} \) versus collector current \( I_C \) characteristics of 6 parallel-connected typical Si HBTs (emitter area 0.4x13 \( \mu \)m \^2). The Si HBTs have a peak current gain of 160.

Figure 3 shows \( f_T-I_C \) curves of the same devices at collector-emitter voltages \( (V_{CE}) \) of 1V, 2V, 3V and 4V. Due to a large dc emitter voltage drop, the \( f_T \) at low \( V_{CE} \) dropped abruptly at high collector current \( (I_C) \). The \( f_T \) at high \( V_{CE} \) increased in the high current range, and \( f_{T\text{max}} \) at \( V_{CE}=4V \) was 24.0 GHz.

Table I shows device parameters for the Si HBTs and control transistors with different SIC implantation doses. The control transistors have phosphorus-doped polysilicon emitters, i.e., homojunction emitters. The SIC dose controlled collector concentration and base width. Therefore, collector current for \( f_{T\text{max}} \) and transit time were changed. The SiCx emitter layers were deposited with two carbon concentrations of about 1 x \( 10^{20} \)cm\(^{-3} \) and 4 x \( 10^{20} \)cm\(^{-3} \). As carbon concentration increases, the SiCx layer resistivity and emitter resistance increase. For these test devices, base resistance \( (R_B) \), emitter resistance \( (R_E) \) and \( f_T \) were measured at \( I_C=10 \text{ mA/Tr} \) and \( V_{CE}=3V \) using an HP network analyzer, and collector junction capacitance \( (C_{JC}) \) and emitter junction capacitance \( (C_{JE}) \) were obtained by C-V measurement. As the Si HBTs have smaller emitter carrier density, they exhibit smaller \( C_{JE} \) than the control transistors. The control transistors have almost the same base width as the Si HBTs because their phosphorus diffusion from the emitter polysilicon electrode is very small during 800°C heat treatment. The current gain of the control transistors is 50-60 and is near the lower limit to operate logic circuits. However, the Si HBTs have emitter resistance of about ten times larger. The reason is that N\(^+\) polysilicon resistivity of the Si HBTs was 5 x \( 10^{-2} \Omega \)cm, which was two orders higher due to low deposition temperature (390°C).

4. DISCUSSION

As can be seen in Table I, the Si HBTs have smaller \( f_T \) values than the control transistors. This is mainly due to larger emitter resistance of the Si HBTs. The emitter resistance effect on cutoff frequency is explained by small-signal analysis. Figure 4 shows the small-signal equivalent circuit of a bipolar transistor. When emitter resistance exists, the ac potential drop in the emitter resistance must be added to ac...
base-collector voltage for keeping ac collector current \(i_C\) at a constant value. This additional voltage increases the element \(i_1\) of the ac base current flowing through the base-collector capacitance \(C_{BC}\). Thus the common-emitter short-circuit current gain \(h_{fe}\) decreases, then \(f_T\) degrades. From the analysis above, an approximate formula

\[
\frac{1}{2\pi f_T} = \frac{1}{2\pi f_{T_0}} + R \frac{C_{BC}}{R_E}
\]

was obtained\(^5\). In this formula, \(f_{T_0}\) is the cutoff frequency of the transistor without emitter resistance, and \(C_{BC}\) is the base-collector capacitance.

The \(f_T-R_E\) relations are shown in Fig. 5. The measured results in Table I are plotted by circles for Si HBTs and by triangles for the control transistors. The calculated curves using the formula are drawn by solid lines for \(f_{T_0}=28.0\, \text{GHz}\) and \(C_{BC}=30\, \text{fF}\), or \(25.6\, \text{GHz}\) and \(27\, \text{fF}\). The values of \(f_{T_0}\) and \(C_{BC}\) depend on SIC implantation dose. \(C_{JC}\) at \(V_{BC}=0\, \text{V}\) was used as \(C_{BC}\). It is shown that the calculated curves well expressed the \(f_T-R_E\) relation for both transistors. It is thus concluded that \(f_T\) degradation in Si HBTs was caused mainly by emitter resistance.

5. CONCLUSION

Si HBTs using SST with SiCx emitters were fabricated. The obtained maximum cutoff frequency was 24.0 \(\text{GHz}\). This is the highest reported value ever achieved in widegap-emitter Si HBTs. The emitter-base capacitance was smaller than that of control homotransistors. This is one great advantage of shallow-junction-base transistors over homo-transistors. However, homotransistors have higher cutoff frequency than Si HBTs due to the smaller emitter resistance. If widegap-emitter Si HBTs are to surpass Si homotransistors in speed performance, a lower-resistivity emitter material than that in prevailing devices must be developed.

[ACKNOWLEDGMENT]

The authors express deep appreciation to Tetsushi Sakai, Dr. Katsutoshi Izumi and Toshio Kobayashi for their advice and encouragement. They also wish to acknowledge Mitsutoshi Takahashi (NTT Electronics) and Yutaka Sakakibara for developing the base formation process.

[REFERENCES]
