Invited

Reviews and Prospects of Deep Sub-Micron DRAM Technology

KIYOO ITOH

Central Research Laboratory, Hitachi, Ltd.

1-280 Higashi-koigakubo, Kokubunji-shi, Tokyo 185, Japan

The state of the art in DRAM technology is reviewed, emphasizing the key issues between fabrication process and circuit design. There are three main conclusions from this review. First is the rapid progress toward low voltage operation such as 1.5-V, 64-Mb operation due to requirements of power reduction, scaled devices and battery operation. Second is the technology sophistication developed in the past decade resulting mainly from fine geometry patterning assisted by vertical structures. Third is the extended refresh time, that is, less cell leakage current is required with increasing memory capacity, as large as 64ms at 64Mb generation. Based on these results, it is predicted that power supply standardization, super low power, cell leakage current reduction and low-cost technologies pose continuing serious concerns for realizing deep sub-micron DRAMs.

1. INTRODUCTION

The density of DRAMs has quadrupled every three years since their introduction almost 20 years ago, and 64-Mbit DRAMs [1] [2] have already been developed. In addition to density increase, there are clear trends from recent reports toward low-voltage and low-power DRAMs permitting battery-operation [3] [4], and high-speed DRAMs such as 17-ns 4-Mb DRAMs [5] [6] and an exploratory 8-ns 4-Mb ECL BiCMOS DRAM [7]. To realize gigabit DRAMs, however, low voltage and high density are essential. In particular, more attention must be paid to the everincreasing sophistication of chip technology and more severe requirement of refresh time.

In this paper, trends in DRAM technologies up to 64Mb are reviewed, emphasizing the above-described key issues between fabrication process and circuit design. Also, the prospects for these issues toward a gigabit era are discussed.

2. DRAM TECHNOLOGY TRENDS

(1) LOW VOLTAGE OPERATION To maintain the reliability of miniatured devices and to reduce power dissipation, low voltage operation [16] for traditional DRAM development is becoming essential. An external power supply Vcc of 5V has been maintained in the past decade ranging from 64Kb to 16Mb, followed by a 3.3-V Vcc for 64-Mb generation (Fig.1). Regarding internal operation, the operating voltage could be 5V until 4Mb because the maximum device operable voltage (Vopmax) was larger than 5V. The Vopmax is determined by the gate insulator reliability of the word-boosted cell transistor. At 16-Mb generation with a Vopmax of less than 5V, however, the operating voltage is reduced to 3.3 to 4V, while maintaining a Vcc of 5V with an on-chip voltage limiter (converter). The limiter is important to users to conserve the Vcc for several generations,



Fig.1 Trends in external power supply, maximum device operable voltage, and transistor size in periphery.

adjusting the internal voltage VL in accordance with the ever-decreasing Vopmax to ensure device reliability. Recent concern has been on the accelerated burn-in test capability, because an well-fixed VL at normal operation prevents from providing a sufficiently high stress voltage to internal circuit devices during a burn-in test, and thus from performing successful device screening. To solve this problem, a dual-regulator scheme [8] featuring a raised VL during a burn-in test has been proposed (Fig.2). In this scheme, VL is obtained by selecting the higher voltage between two voltages, VLN and VLB, while allowing equal stress conditions for both.



Fig.2 Burn-in test scheme for a chip using voltage limiter.

Recent activities for realizing long-awaited battery operation such as an experimental 1.5-V 64-Mb DRAM [1] are accelerating the trend in low voltage operation. In battery operation, the chip must be operated on a variety of batteries with various supply voltage levels under a longterm, supply voltage fluctuation due to battery characteristics. The universal-Vcc concept [3] is one good example for meeting this requirement. It features a 0.3-um. 64-Mb core operable with a low voltage of 1.5V, which is generated by a voltage limiter. Suppression of the internal voltage fluctuation within 10% has been reported and thus offers an almost constant access time as fast as 50ns even when operated from a Vcc range of 1.5V to 3.6V. A batteryoperated 4-Mb chip without an on-chip voltage limiter [4] is another example. An operating voltage as wide and low as 2.6± 1V has been realized with an access time of 190ns at Vcc = 1.6V. To relax the high-stress voltage applied to word lines at a high-voltage region, one of the dual word boosters is turned off. A refresh monitor cell is responsible for a stand-by current as low as 3uA with extended refreshtime operation.

(2) MORE SOPHISTICATED CHIP TECHNOLOGY Higher density and increased memory capacity make the technology choice more difficult. The most controversial issue is memory cell development (Fig.3). The state-of-theart memory cell seen in the actually designed 64-Mb chips shows at least two new directions: advanced stacked cells [1] and stack-in-trench cells [2]. Almost all the stacked cells feature a storage node formed on the data-line. This allows the interference noise to be reduced with a shielded dataline structure. In addition, the stacked cells feature doublefin or crown-shaped storage node structures to increase the stored charge Qs. Even a higher dielectric constant of Ta2O5 is used. A stack-in-trench cell overcomes the cell leakage and α -induced charge collection issues, while maintaining the trench's advantages of obtaining large Qs and a relatively low step height. In any event, maximized Qs has been realized with additional complexity at each generation. This has resulted in a gradual decrease of Qs, despite a sharp decrease in cell area with increasing memory capacity.

The advancement achieved in the past decade is shown by a comparison between 64Kb [9] and 64Mb [1] (Table1 and Fig.4). The technology sophistication is mainly due to achieving high density. The degree in fine geometry patterning is relaxed only by adding vertical structures such



Fig.3 Trends in cell area and signal charge.

			64Kb (1980 ISSCC early production)	64Mb (1990 VLSI CIRCUIT SYMP.)	CONTRIBUTIONS OF ADVANCEMENT
WAFER		R	4*	8" (expected)	cost
PROCESS		ESS	3 μm N-MOS double poly, single metal	0.3 µm triple well C-MOS double poly, single polycide, W plate triple metal	density density speed & density
Trs. (Leff / Tox)		/Tox)	2 µm / 50 nm	0.35 μm / 6.5 nm	density & speed
MEN	NOR	Y CELL Cs /Co	144 μm², planar, Vcc plate 38 / 515 fF	1.3 μm ² , stack, half Vcc plate 44 / 250 fF, shielded data line	density (S / N) & power
CIRCUIT		UIT	Vcc precharge double-divided data-line	redundancy (expected) parallel test half Vcc precharge multi-divided data line	cost cost power power & density
СНІР	AR PO AC PO OR REI	EA WER CESS WER GANIZ. FRESH	26 mm²(3.43×7.52) 5V 90 ns 220mW (cycle 230 ns) 64KW× 1bit 2 ms / 128	198mm ² (9.74×20.28) 1.5V or 3.3V (on-chip limiter) 50 ns 44mW (cycle 180ns, 1.5V) 16MWX 4bit 64 ms / 8K	power & reliability battery use ease of use





Fig.4 Comparisons of chip architecture and memory cell structure between 64Kb and 64Mb.

as multilayered wirings and crown-shaped stacked capacitor cells. Bisides larger wafer size, redundancy and parallel testing, this relaxation is a solution for realizing reasonable bit-cost despite resulting sophistication. A 1.5-V operation with high speed also necessitates developments of a higher cell capacitance and a thin gate insulator of 6.5nm.

(3) LONGER REFRESH TIME Refresh time (TREFmax) has increased as memory capacity, that is, array matrix size mn (Fig.5) has increased, and is already as large as 64ms even at 64-Mb generation. Increasing TREFmax with less cell leakage is essential to keep the performance loss γ as small as possible (Fig.6). Moreover, a further increased tREFmax, if possible, provides the additional attractive features of less active current with smaller m and less standby current with an extended TREFmax. Thus, reduced junction temperature Tj and suppressed leakage based on the micro-failure analysis of worse cells are important. To reduce Tj, the reduction of power dissipation in addition to both the package thermal resistance θ_{ia} and ambient temperature Ta is also important. For this reason, chip designers have attempted to reduce power dissipation as much as possible. The main contributors [10] to power reduction are low voltage operation, lower load capacitances through reduction of chip size, the almost doubling of the refresh cycle n at each generation, the CMOS half Vcc precharge, and the multi-divided data-line scheme.

3. PROSPECTS

In addition to high density and ultra-clean processes, special attention should be paid in the gigabit era to power supply standardization [10], super low power, cell leakage current reduction, and low-cost technologies. The issue of power supply standardization in the next decade is the most controversial, since it is completely different from that in the past. We are already faced with a serious situation that even a new standard of 3.3V is too high to be used for many years in deep-submicron LSIs. Furthermore, the low voltage requirement from the traditional DRAM approach, where higher density with the continually miniaturizing of devices is the first priority, might be merged with the voltage requirement from battery-operated handheld equipment. As a result, a plural number of standard voltages might coexist. In any event, the standard(s) will eventually set between 3.3V and 1V through serious discussion between makers and users, deeply affecting the development of deep-submicron technology. High breakdown voltage devices might be important to develop as long as they require acceptably simple fabrication processes. Whatever power supplies may be standards, an on-chip voltage limiter and something like the universal-Vcc concept despite their inherent power loss might be also necessary.

The key to super low power design is low voltage operation. Thus, increased Qs, reduced noise [10] and low-voltage sensing are vital. The non-scalable threshold voltage (VT) issue is also one of the major concerns in realizing super low stand-by power while keeping high speed even for low voltage operation. This issue comes from the tailing





Fig.6 Trends in refresh time, refresh performance loss, and power dissipation.

characteristics of MOS transistors preventing VT scaling without CMOS inverter penetrating current. The 64-Mb chip, stand-by current caused by CMOS inverters increases with decreasing VT and increasing Tj (Fig.7). For example, the minimum VT (VTmin) for a current of 10µA at Tj= 40°C suitable for a battery back up is 0.22V. VTmin is almost constant regardless of the degree of device scaling down, and VT has a spread of Δ VT. Hence, the speed is degraded as the operating voltage decreases according to the scaling, making the worst speed for the maximum VT of VTmin + 2 Δ VT. This implies that the 1V operation at high speed and a low stand-by current of 10µA is pessimistic. Hence, innovative MOSTs with low tailing coefficient and new CMOS circuits as well as reducing Tj must be developed to solve these issues.

Continually improving the refresh time is another concern, since a t_{REFmax} as long as 256ms is seemingly needed for 1Gb (Fig.6). Lowering Tj is essential to obtain a longer t_{REFmax} , as discussed previously. Its importance can be



Fig.7 Threshold voltage versus junction temperature for a given stand-by current of a 1.5V 64Mb [1].

clarified by an example of power reduction (Fig.8). In this example, the same cell leakage density as in the 1-Mb cell is never developed without a power decrement of 0.12W at every generation. Even while keeping the same power, the 1-Gb leakage density increases by thirtyfold compared with that for 1Mb.

In terms of lowering the operating voltage and increasing

the tREFmax, a drastic reduction of Tj down to Liquid Nitrogen Temperature [17] is essential. However, device and circuit innovations permitting room temperature operation are still extremely important for widely used LSIs. Of course, reduction of power dissipation and θ_{ja} through continuous improvement of conventional technology is vital as well.

Bit-cost reduction [11] is becoming more difficult due to increases in chip size, process-steps and manufacturingcost. Thus, more cost-oriented DRAM developments should be emphasized so that the LSI industry thrives even in the gigabit era. Obviously, the key to this is the memory cell itself. New concepts surpassing the existing vertically structured cells in simplicity such as BORAM [12], multilevel storage DRAM [13] and planar cells using ferroelectric or high dielectric constant materials [14] [15] must be developed. Improved redundancy is also indispensable.

4. CONCLUSION

Progress in lowering operating voltage, sophistication of chip design, and more severe requirements of refresh time is continuing. Thus, power supply standardization, super low power, cell leakage current reduction and low-cost technologies are predicted to pose continuing serious concerns for realizing deep sub-micron DRAMs.



Fig.8 Sensitivity of cell leakage charge density to power dissipation.

ACKNOWLEDGEMENT

The author wishes to thank K. Shimohigashi, M. Aoki, E. Takeda, Y. Kawamoto, H. Sunami, H. Kawamoto and S. Ito for their invaluable technical supports and discussion. The author would also like to extend the gratitude to Y. Nakagome, R. Izawa and R. Nagai for their giving design data and discussion.

REFERENCES

- 1) Y. Nakagome et al., Symp. VLSI C'ct Tech. Dig., 1990, 13.
- 2) Y. Oowaki et al., ISSCC91 Tech. Dig., 114-115.
- 3) Y. Nakagome et al., ESSCIRC90 Tech. Dig., 157-160.
- 4) K. Sato et al., ISSCC91 Tech. Dig., 268-269.
- 5) H. Miwa et al., ibid, 56-57.
- 6) T. Nagai et al., ibid, 58-59.
- 7) T. Kawahara et al., Symp. VLSI C'ct Tech. Dig., 1991, 131.
- 8) M. Horiguchi et al, ibid, 127-128.
- 9) K. Itoh et al., ISSCC80 Tech. Dig., 228-229.
- 10) K. Itoh, IEEE J. SC, 25 (1990) 778-789.
- 11) Y. Tarui et al., IEEE C'ct and Dev. Mag. 7 (1991) 44.
- 12) K. Kimura et al., ISSCC91 Tech. Dig., 106-107.
- 13) M. Horiguchi et al., IEEE J. SC, 23 (1988) 27-33.
- 14) L. H. Parker et al., IEEE C'ct and Dev. Mag., Jan. 1990, 17.
- 15) S. Yamamichi et al., 38th JSAP meet., Mar. 1991, p-4.
- R. Dennard, Intn'l Symp. VLSI Tech, Syst. and Appli. (Taiwan), Tech. Dig., 1989, 188-192.
- 17) F. Gaensslen et al., SSDM 90 Ext. Abs., 1990, 353-356.