Dislocation Engineering for Silicon Devices

J. S. Custer,¹ J. R. Liefting,^{1,2} R. J. Schreutelkamp,³ R. C. M. Wijburg,² H. Wallinga,² and F. W. Saris¹

¹FOM Institute for Atomic and Molecular Physics, 1098 SJ Amsterdam, The Netherlands ²University of Twente, MESA Research Institute, 7500 AE Enschede, The Netherlands ³IMEC vzw, Kapeldreef 75, B-3001 Heverlee, Belgium

The formation of secondary defects following ion implantation can be suppressed in several novel ways. Devices fabricated using either multiple implant steps or co-implanted carbon are shown to have higher yields than standard devices.

Damage from ion implantation in Si can lead to dislocation formation during subsequent thermal annealing.¹⁾ These dislocations may sharply degrade device performance, making it desireable to suppress their formation. We have demonstrated for a wide range of ion energies and ion masses that the critical parameter is the total number of silicon atoms displaced by the implant.²⁾ These displaced atoms provide the mobile Si interstitials which agglomerate to form dislocations. The critical number of displaced atoms depends on the ion mass, increasing from 10^{16} /cm² for B to 10^{17} /cm² for Sb. Knowing that a certain amount of damage is required to form dislocations currents.

Knowing that a certain amount of damage is required to form dislocations suggests several ways to suppress dislocation formation for high dose implants. One method is to perform the implant in several sub-critical steps, annealing out the damage after each step. This has been demonstrated for the common dopants B, P, and As,³⁾ as illustrated in Fig. 1 for 1 MeV P.

The second method for suppressing dislocation formation relies on the curious behavior of carbon implants, which do not lead to dislocation formation even for damage levels far above what is required for boron. This has been attributed to carbon atoms being able to getter some number of Si interstitials.⁴) We have demonstrated that implanting carbon over a dopant implant can suppress dislocation formation.⁵) Figure 2 shows that dislocations appear after annealing of a 1×10^{14} /cm² 725 keV B implant, but are not present if an additional 5×10^{14} /cm² 800 keV C implant is performed.

Both of these dislocation engineering schemes have been applied to a 4×10^{13} /cm² 1.5 MeV P implant used to create the collector in a vertical bipolar transistor process. In these devices, dislocations may increase the leakage current and even lead to collector-emitter shorts. Figure 3 shows that the number of non-leaking transistors for either method is drastically increased compared to the standard process.



Fig. 1: Cross-section transmission electron micrographs of silicon implanted with 1×10^{14} /cm² 1 MeV P in either (a) 1 or (b) 4 steps, with each step followed by a 900°C anneal for 15 min. No dislocations remain in the sample implanted in 4 steps.

Another implication of a critical amount of damage is that restricting the size of the implanted area should help suppress dislocation formation by, for example, increasing the out-diffusion of point defects from the damaged region. We will show that implanting into sub-micron circles drastically lowers the dislocation density compared with lines of a similar width. These examples show that an understanding of the parameters leading to dislocation formation from ion implant damage results in ways to avoid their formation and thereby increase device yield.



Fig. 2: Cross-section transmission electron micrographs of silicon implanted with either (a) 1×10^{14} /cm² 725 keV B or (b) the B implant plus 5×10^{14} /cm² 800 keV C, then annealed at 900°C for 15 min. No dislocations remain after annealing of the combined B+C implant.



Fig. 3: Transistor yield as a function of emitter area for vertical transistors with a collector implant of 4×10^{13} /cm² 1.5 MeV P performed in one implant (standard cell), two seperate implants (2-step implant), or with additional C implanted over the P profile (+ carbon). Either scheme to reduce dislocation formation results in significantly higher device yield.

References

- K. S. Jones, S. Prussin, and E. R. Weber, Appl. Phys. A 45, 1 (1988).
- R. J. Schreutelkamp, J. S. Custer, J. R. Liefting, W. X. Lu, and F. W. Saris, Materials Science Reports 6, 275 (1991).
- J. R. Liefting, V. Raineri, R. J. Schreutelkamp, J. S. Custer, and F. W. Saris, Mat. Res. Soc. Symp. Proc. 235, 173 (1992).
- H. Wong, N. W. Cheung, P. K. Chu, J. Liu, and J. W. Mayer, Appl. Phys. Lett. 52, 1023 (1988).
- J. R. Liefting, J. S. Custer, and F. W. Saris, Mat. Res. Soc. Symp. Proc. 235, 179 (1992).