# A New Prediction Method for Hot Carrier Degradation of Submicron PMOSFET with Charge Pumping Technique

Takahisa HAYASHI, Hisashi FUKUDA, Akira UCHIYAMA and Toshiyuki IWABUCHI

Semiconductor Tech. Lab., Oki Electric Industry Co., Ltd. 550-5, Higashiasakawa, Hachioji, Tokyo 193, Japan

We propose a new prediction method for PMOS hot carrier degradation using a charge pumping technique. In order to isolate the electron/hole (e/h) injection effect, PMOSFETs with pure, N2O, NH3 nitrided gate oxide films were subjected to three kinds of DC stress. These films have different immunities to e/h injection. It is found that hot carrier degradation is not due to fast-hole-induced interface states, but is mainly attributable to later electron trap degradation.

## **1. INTRODUCTION**

High-performance PMOSFETs are the key in scaling down CMOSFETs to the deep submicron regime. However, one of the limiting factors is trap-induced degradation due to hot carrier injection. To date, several models including oxide traps and interface state generation have been reported<sup>(1)(2)</sup>, but many discrepancies still remain.

In this paper, we demonstrate for the first time a one-to-one correlation between the oxide trap charges ( $\Delta N_{ot}$ ), the interface trap states ( $\Delta N_{it}$ ) and transconductance degradation [ $\Delta g_m=g_m$ (after stress)-g\_m(initial)] after hot carrier injection in submicron PMOSFETs.

## 2. EXPERIMENTS

To investigate the electron/hole injection effect, three kinds of surface-channel PMOSFETs  $(N+poly-gate, single-drain, Leff=0.8 \mu m,$  $Weff=10\mu m$ ) with 10nm-thick gate SiO<sub>2</sub> films, RTO(#1), RTN(#2) and RTON(#3) SiO<sub>2</sub> films, were used. Table 1 shows the preparation sequences employed in this study. An accumulation of N atoms was found at the SiO<sub>2</sub>/Si interface. These PMOSFETs were subjected to drain-avalanche-hot-carrier [DAHC; Vd=-8V, Vg=-2V, at lg-max (maximum gate current)], channel-hot-hole (CHH; Vd=Vg=-8V) and Fowler-Nordheim (FN; J=50mA/cm<sup>2</sup>,  $V_g$ :positive, source/drain:open) injections. The charge pumping current (lcp) [f=500kHz,  $\Delta V_g$ =4V,  $V_r$ (source, drain reverse bias)=-0.1V] and maximum transconductance degradation ( $\Delta g_m$ ,  $V_d$ =-0.1V) were monitored in this study.

### 3. RESULTS and DISCUSSION

Figure 1 shows Icp vs gate pulse base level (Vbase) characteristics before and after DAHC stress for the samples (#1)-(#3). For RTO(#1), lcp at Vbase=-1.8V increases at the initial stage (<1msec), and later increases at +0.2V in Vbase. In contrast, a large increase in Icp from Vbase=-1.8V to +0.2V is found in the RTN(#2) PMOSFETs. Much smaller Icp is seen in RTON(#3) for the Vbase in the range of -4.0 to +2.0V. It is noted that lcp at Vbase=+0.2V in the RTON(#3) is smaller than that of RTO(#1) PMOSFETs. This is due to the fact that the RTON(#3) is superior<sup>(3)(4)</sup> to RTO(#1) in electron injection. It should be noted that there are two types of interface trap generation mechanisms. These results indicate that the lcp increase at Vbase=-1.8V is a donorlike interface trap state due to trapped holes near the drain edge. The second Icp increase at Vbase=+0.2V is attributed to an acceptorlike state resulting from trapped electrons close to the SiO<sub>2</sub>/Si interface.

Figure 2 shows lcp change after CHH injection for samples (#1)-(#3). Although the lcp at

Table 1 Preparation sequences employed in this study.

-				10usec
No.	Tox	RTO RTON (RTN)	N (SIMS)	
#1	10nm	O <sub>2</sub> , 1100°C 30s	5.0X10 <sup>19</sup> atoms /cm <sup>3</sup>	100usec
#2	10nm	O <sub>2</sub> , 1100°C 30s → NH <sub>3</sub> , 1000°C, 10s	1.1X10 <sup>22</sup>	1msec
#3	10nm	O <sup>2</sup> , 1100°C 13s → N <sub>2</sub> O, 1100°C, 30s	4.0X10 <sup>21</sup>	
RTO (#1) RTN (#2) and RTON (#3)				

-1.8V indeed increases for all samples, lcp does not differ very much among the three PMOSFETs. Moreover, the lcp-characteristics and  $\Delta$ lcp order in CHH stress are quite similar to those in the range of Vbase=-6V to 0V for DAHC stress (except for #2). The gm value is scarcely changed at all CHH injections (10000sec) for all PMOSFETs. Therefore, donorlike interface states are generated by hot hole injections, but are not the major reason for PMOS (DAHC) degradation.

Figure 3 shows lcp change after FN injection for samples (#1)-(#3). For RTN(#2), a large increase in lcp is found at Vbase=-6V to 4V as in DAHC injections. The  $\Delta$ lcp in RTON(#3) is smaller than that in RTO(#1) at Vbase=-4V to 0V. Therefore, acceptorlike interface states are generated by hot electron injections and are the major reason for PMOS degradation.

It is clear that electron trap generation directly affects the lcp change in the DAHC stress. Therefore, PMOS degradation (= $\Delta$ lcp) can be separated into two factors:

 $\Delta lcp = k_1 \int \Delta Nit \, dV_{base} + k_2 \int \Delta N_{ot} \, dV_{base}$ where  $\Delta Nit$  is interface state generation by hot holes and  $\Delta N_{ot}$  is that due to electron traps.

Figure 4 shows the two contributions to Icp characteristics for RTO(#1), RTON(#3) and RTN(#2). The initial increase in lcp originated in a trapped hot hole at the interface, whereas the slow increase in Icp after 1sec was caused by electron traps, which are strongly dependent on the oxide film formation. The  $\Delta g_m$  by DAHC stress is shown in Figure 5. From Figure 1 and Figure 5, the one-to-one correlation between Alcp (Vbase=+0.2V) and  $\Delta gm$  is confirmed. We have observed that in RTN(#2) SiO2 film a large number of NH and SiH bonds (electron trap sites) are generated near the SiO2/Si interface<sup>(3,4)</sup>. In contrast, only strong SiN bonds were observed in RTON(#3) SiO2 film. Accordingly, electron trap generation is much



0-

— INIT

Fig.1 Charge pumping characteristics before and after DAHC stress for RTO(#1), RTN(#2) and RTON(#3) PMOSFETs.







Fig.3 Increase in charge pumping current ( $\Delta l_{cp}$ ) after F-N stress for samples (#1)-(#3).

smaller than in RTO(#1) and RTON(#3) films.

### 4. CONCLUSIONS

We have studied hot carrier degradation for submicron PMOSFETs using a charge pumping technique. By this method, it can be clarified that in DAHC stress the time-dependent gm degradation is not due to a fast hole-induced interface state, but is mainly attributed to later electron trap generation. This model is consistent with p<sup>-</sup> layer generation due to electrons (HEIP model[5]). Thus, degradation in submicron PMOSFETs can be predicted by charge trapping behavior.

#### REFERENCES

[1]R.Woltjer et al., Extended abstracts of 1991 Int. Conf. SSDM, pp11.

[2]T.Tsuchiya et al., Extended abstracts of 1990 Int. Conf. SSDM , pp291.



Fig.4 The Icp vs DAHC stress relationships for RTO(#1), RTN(#2) and RTON(#3) PMOSFETs.



Fig.5 Maximum-transconductance degraded (gm(t)-gm(init)) as a function of stress time for RTO(#1), RTN(#2) and RTON(#3) PMOSFETs.

[3]T.Hayashi et al., IEEE 49th DRC Tech. Dig., (1991)., IVB-3

[4] A.Uchiyama et al., IEEE IEDM Tech. Dig., (1990) pp425.

[5]M.Koyanagi et al., IEEE Trans Elec. Devices, (1987) ED-34, pp839.

511