Low Resistance and Thermally Stable Ti-Silicided Shallow Junction Formed by Advanced 2-Step Rapid Thermal Processing and Its Application to Deep Submicron Contact

H.Kotaki, K.Mitsubishi, J.Takagi, Y.Akagi*, and M.Koba*

Central Research Laboratories, Research and Analysis Center*, Sharp Corporation 2613-1, Ichinomoto-cho, Tenri-shi, Nara 632, Japan

A low resistivity thermally stable TiSi2 shallow junction applicable to a deep submicron contact has been developed. This was achieved through the use of an advanced 2-step rapid thermal silicidation called the "AAS" process and the use of an Al-based metal / TiN / Ti / TiSi2 contact technique. The low sheet resistance and high thermal stability of TiSi2 films on n+Si reached the same level as that on undoped Si, though silicidation on n+Si is more difficult than that on p+ or undoped Si. The film and contact resistivities were about 11.5\mu\Omega cm and 1-2x10^-8\Omega cm^2, respectively. Ring oscillators using these processes exhibited a 15% improvement in speed as compared with conventional cases (without SALICIDE).

INTRODUCTION

As a means of ultimately overcoming the problems involved in increasing sheet resistances of transistor source and drain, and contact resistances in deep submicron ULSI, the research and development of a self-aligned silicide (SALICIDE) technique (1-3) is now progressing rapidly. In the SALICIDE process, TiSi2 film is becoming widely used because of its low resistivity (6). However, it is quite difficult to form the TiSi2 layer with low resistance on n+Si as compared to that on p+ or undoped Si (5). The probable causes of this are the difference in the crystal structure and formation rate of the TiSi2 layer on n+ and p+Si substrates. For this reason, optimization of the TiSi2 formation process was investigated by doing 75As+ doping into the substrate before silicidation (ABS process) and after silicidation (AAS process). Furthermore, Ti has the property of decomposing the oxide (6). Taking advantage of this property, a contact technique using Al-based metal / TiN / Ti interconnection on TiSi2 was employed. These techniques (AAS process and Al-based metal / TiN / Ti / TiSi2 contact technique) were more applicable to transistor devices which require lower source and drain resistances and shallower junctions for higher speed operation.

EXPERIMENTAL

The process flows of the AAS and ABS processes are shown in Fig.1. In both processes, the Ti films with 50nm thickness were deposited by an ultra high vacuum DC magnetron sputtering system, of which the base pressure was lower than 3x10^-9 Torr. The self-aligned silicide (SALICIDE) process employed a 2-step Rapid Thermal Annealing (RTA) with halogen lamp heating (7) in a N2 atmosphere. After the first low temperature RTA process, the TiN and unreacted Ti were etched off by a H2SO4 based solution, followed by second high temperature RTA for the final silicidation. The formation of n+ junction for ABS process was performed by 75As+ implantation at 40keV with a dose of 5E15cm^-2 and subsequent furnace annealing at 900°C for 20 minutes in a N2 atmosphere. For the AAS process, 75As+ implantation into silicide layer was performed between the two RTA steps, and second RTA was then carried out for dopant drive and final silicidation simultaneously. The TiSi2 film properties were examined by using a four-point probe method, transmission electron microscopy (TEM) and X-ray diffraction (XD).

LDD-NMOSFETs with gate oxide of 9.7nm-thick and gate side wall oxide of 200nm-thick were formed on p-type (100) oriented substrate using the optimized AAS process. Except for the silicidation and metallization processes, the fabrication processes are substantially the same as the conventional processes. After silicidation using the AAS process, the metallization process was performed with Al-based metal (500nm) / TiN (150nm) / Ti (70nm) tri-layered structure. In advanced of this aluminum metallization process, Ti and TiN were sequentially sputtered on TiSi2 films, and then the RTA (750°C, N2, 20sec) process was performed to decompose the contact bottom oxide by Ti atoms. The diameter of contact sizes which were measured by scanning electron microscopy ranged from 0.35 to 1.0μm. The contact resistances were investigated using the Kelvin method. The performance of the NMOSFETs were estimated by measuring the propagation delay time (tpd) of a 37 stage Ring Oscillator with an E-E inverter circuit (W=5.0/1.5μm: Driver/Load, VD=3.3V).

RESULTS AND DISCUSSION

Figure 2 shows sheet resistances of the TiSi2 film and
their uniformities on undoped Si as a function of the first RTA temperature before and after the second RTA at 850 °C. One notes that the sheet resistances decreased drastically by performing the second RTA. Uniformities of the TiSi2 film sheet resistance were not degraded by the second RTA. This result indicates that the variation of the TiSi2 film sheet resistance is due to the variation of TiSi2 film thickness and not to the variation of the film quality. In the samples after the second RTA, formation of the perfect C54 TiSi2 phase structure was confirmed by XD spectra and TEM.

Figures 3(a) and 3(b) show the dependence of the TiSi2 film sheet resistance on the first RTA and second RTA temperature, respectively. Here, the method of the n+ doping was studied by comparing the AAS and ABS process with undoped process. The AAS process achieved excellent film properties, and the sheet resistances were almost equal to the silicidation of undoped Si after the second RTA in the temperature range between 850 °C and 1050 °C. On the other hand, with the ABS process, the sheet resistances were substantially larger than the other process. The large sheet resistance at the first RTA temperature of 600 °C indicates that the As atom occurs the delay of the silicidation. In addition, the sudden increase of the sheet resistance at the second RTA temperature of 1000 °C suggests that the TiSi2 film formed by the ABS process tends to agglomerate at lower temperature as compared to that by the other processes. In the XD patterns for the samples formed by the AAS or undoped process, only d=0.230nm peak, attributed to the (311) reflection of the TiSi2-C54 phase, was confirmed. In the samples formed by ABS, two peaks at d=0.230nm and 0.214nm were observed. The peak at d=0.214nm was probably the (040) reflection of the TiSi2-C54 phase (d=0.2138nm). Differences in the TiSi2 / Si interface area between the AAS and the ABS processes were observed by TEM micrographs, as shown in Fig.4. The TiSi2 / Si interface formed by the AAS process was quite smooth. However, in the TiSi2 / Si interface of the ABS process, Moire fringes were observed. It is considered that these two peaks (d=0.230nm, 0.214nm) appeared as a result of the Moire fringes. Also, TEM micrographs showed that the TiSi2 film thicknesses formed by the AAS and ABS processes under the first RTA condition of 625°C N2 20sec were about 50 and 40nm, respectively. At these TiSi2 film thicknesses, the resistivities of these TiSi2 films formed by the AAS and ABS were calculated at about 11.5μΩcm (2.3Ω/square at 50nm) and 15.3μΩcm (3.82Ω/square at 40nm), respectively. A very thin, low-resistive, and thermally stable TiSi2 film on n+ (As+) doped Si could be obtained using the AAS process.

Figure 5 shows the dependence of the contact resistance on contact diameter in the Al-based metal / TiN / Ti / TiSi2 structure using the AAS process and the conventional Al-based metal / TiN / Ti structure, respectively. In the Al-based metal / TiN / Ti / TiSi2 structure, contact resistances of one order of magnitude lower than the conventional case were obtained. These contact resistivities were about 1-2x10^-8Ωcm² for the diameter from 1.0μm to 0.35μm. With the AAS SALICIDE and Al-based metal / TiN / Ti / TiSi2 contact technique, contact resistance of 22 Ω for 0.35μm diameter (0.096μm² contact area) was achieved.

Figure 6 shows the Ip-Vd characteristics of SALICIDE NMOSFET with a physical gate length of 0.4μm and gate oxide thickness of 9.7nm formed by using the AAS process and Al-based metal / TiN / Ti / TiSi2 structure. It was confirmed that high drivability and good properties were achieved for the NMOSFETs. The maximum transconductance in linear region was about 32.9μS/μm. Furthermore, these SALICIDE NMOSFETs circuits were faster than conventional (without SALICIDE) NMOSFETs circuits by about 15%, as shown in Fig.7. This was estimated by measuring the propagation delay time (tpd) of a 37 stage Ring Oscillator with an E-E inverter circuit (W=5.0/1.5μm: Driver/Load, Vp=3.3V).

CONCLUSIONS

A method of silicidation on n+-Si, which is more difficult than that on p+ or undoped Si, has been developed. By using the AAS process, a very thin, low-resistive, and thermally stable TiSi2 film on n+ (As+) doped Si could be obtained. The resistivity of this film was about 11.5μΩcm. Furthermore, using the Al-based metal / TiN / Ti / TiSi2 structure contacts technology, the specific contact resistivities were about 1-2x10^-8Ωcm². NMOSFETs with the Ti silicide fabricated by the AAS process and Al-based metal / TiN / Ti / TiSi2 structure contact technology have demonstrated excellent characteristics. The maximum transconductance in linear region was about 32.9μS/μm with physical gate length of 0.4μm and gate oxide thickness of 9.7nm. These SALICIDE NMOSFETs were faster than conventional (without SALICIDE) NMOSFETs by about 15%, estimating the tpd of a 37 stage Ring Oscillator with an E-E inverter circuit (W=5.0/1.5μm: Driver/Load, Vp=3.3V). This technology can be expected to become important for the development of future deep submicron devices.

ACKNOWLEDGMENTS

The authors would like to thank the staff of VLSI Development Laboratories, Research and Analysis Center and Central Research Laboratories, Sharp Corporation, for helpful discussion and their cooperation in fabricating samples.

REFERENCES

(1) T. Shibata et al., IEDM Tech. Digest, 647 (1981)
(7) K. Tsukamoto et al., Ext. Abst. 16th Int. Conf. on Solid State Devices & Mat., 47 (1984)
**Fig. 1** Process flow for the As⁺ doping into the substrate before salicidation process (ABS) and after salicidation process (AAS)

- **AAS**
  - Gate, Side Wall Formation
  - Oxidation (20 nm)
  - As⁺ Implantation (40Kev 5E15/cm²)
  - Furnace Annealing (900 °C N₂ 20min)
- **ABS**
  - Gate, Side Wall Formation
  - HF-H₂O Treatment
  - Ti Film Deposition (50nm)
  - 1st Step RTA (600 - 650 °C N₂ 20sec)
  - TIN and Unreacted Ti Removal
  - As⁺ Implantation (40Kev 5E15/cm²)
  - 2nd Step RTA (850 - 1050 °C N₂ 20sec)

**CVD SiO₂ Deposition**

- **CVD SiO₂ Deposition**
  - Furnace Annealing (900 °C N₂ 20min)

**Fig. 2** Dependence of the TIS₂ film sheet resistance and its uniformity on 1st RTA temperature

**Fig. 3**

- **AAS**
  - 2nd RTA Temp.: 850 °C
- **ABS**
  - 2nd RTA Temp.: 625 °C

Dependence of the TIS₂ film sheet resistance on the 1st RTA temperature formed by AAS, ABS, and Si process

- **AAS**
  - 1st RTA Temp.: 825 °C
- **ABS**
  - 1st RTA Temp.: 825 °C
- **SI**
  - 1st RTA Temp.: 825 °C

Dependence of the TIS₂ film sheet resistance on the 2nd RTA temperature formed by AAS, ABS, and Si methods

**Fig. 4** TEM micrographs of TIS₂/Si interface formed by AAS and ABS

**Fig. 5** Dependence of the contact resistance on the contact diameter

- **Salicide**
  - 200
  - 100
  - 10
  - 1
  - Diameter of Contact (μm)

- **Conventional**
  - 200
  - 100
  - 10
  - 1

**Fig. 6** The I_D-V_D characteristics of Ti salicided NMOSFET

- **L_{mask}=0.4 μm**
  - **W_{mask}=20μm**

**Fig. 7** The tpd of a 37 stage NMOS ring oscillator with E-E Inverter configuration plotted as a function of L_{mask} for SALICIDE and conventional LDD transistors

- **W = 5.0 / 1.5 μm (Driver / Load)**
  - **V_D = 5.3 V**
  - **V_D = 4.0 V**
  - **V_D = 0 V**

**Fig. 8** The dependence of contact resistance on the contact diameter