Fabrications and Bonding Strengths of Bonded Silicon-Quartz Wafers

Takao ABE, Atsuo UCHIYAMA*, Katsuo YOSHIZAWA* and Yasuyuki NAKAZATO*

Shin - Etsu Handotai, 2-13-1 Isobe, Annaka, Gunma 379-01 and* Nagano Denshi, 1393 Ohaza - Yashiro, Kohshoku, Nagano 387 Japan

A repeated process set of thinning silicon and annealing was proposed for tight bonding between a silicon wafer and a quartz wafer which have different thermal expansion coefficients. The silicon layers on quartz with the thickness of $2 \ \mu m \pm 0.5 \ \mu m$ were debonded by the high temperature annealing over 650 C, whereas in the case of thinner silicon layers with the thickness under $0.5 \ \mu m \pm 0.5 \ \mu m$, the tensile strengths over 800 kgf/cm² were obtained in the temperature range of 700 C ~1100 C.

1. INTRODUCTION

Recent TFT - LCD (Thin Film Transistor -Liquid Crystal Display) uses a - Si layer on glass¹) or polycrystalline silicon layer on quartz²) grown by CVD (Chemical Vapor Deposition). The electron mobilities³) in these layers are $0.5 \sim 0.9$ and $20 \sim 60$ cm² v⁻¹ sec⁻¹, respectively and are not enough high for future high frequency and high resolution display devices such as an intelligent HDTV. It is also believed that too high density of pins which are connected with outside drivers may not be realized. On the other hand, single crystalline layer of silicon with the mobility of 600 cm² v⁻¹ sec⁻¹, is expected to solve both the above problems⁴).

Already the bonding mechanisms and the thinning procedures have been reported on silicon/silicon bonding and silicon/oxide bonding with SOI structure⁵). In this paper, the fabrication process and bonding strength of silicon/quartz wafers are described.

2. EXPERIMENTS

2.1. Bonding and Thinning Processes

Prime quality silicon wafers with (100) orientation and synthetic quartz wafers for photomask with the same diameter of 100 mm and thickness of $525 \,\mu$ m are used. A cleaned silicon and quartz surface stick together by themselves at room temperature strongly, but it is not enough to use a surface grinder to remove the silicon layer of the thickness of almost $520 \,\mu$ m. In order to increase





binding strength of silicon and quartz, high temperature annealing is necessary. However, due to the large difference of the thermal expansion coefficients (Si : 2.33 x 10⁻⁶, Silica : 0.6 x 10⁻⁶), a sticked wafer will be broken over the temperature of 180 C. It is recessary to use a thinner silicon wafer with the thickness of 150 μ m, but it is difficult to prepare directly such a thin wafer. The outline of our process is schematically shown in Fig.1. At first the silicon wafers with the thickness of 300 μ m are used as a starting silicon. After sticking at room temperature, the bonded wafer is annealed at 200 C for 2 hrs. and then etched off at 80 C with a KOH solution by the silicon thickness of 150 μ m. After annealing at 300 C, for 2 hrs., the silicon layer is remained by a surface grinder to the thickness of 5 μ m and finally polished off by a conventional mechano - chemical polisher to two kinds of thicknesses of 2 μ m \pm 0.5 μ m and 0.5 μ m \pm 0.5 μ m. An oxygen ambient is used for the specimen preparations but a nitrogen ambient is used for the tensile tests for 2 hrs. as described in the next section.

2.2. Bonding Strength Measurements

The bonded wafers with thinned silicon layers are diced to $7 \times 7 \text{ mm}^2$ specimens for the tensile test after high temperature annealings. 10 pieces and 20 pieces of the specimens from the series of $2 \mu m +$ 0.5 μm and from the series of 0.5 $\mu m +$ 0.5 μm are used, respectively. The schematic structure of a tensile tester (Sebastian V : Quad Group) used for this experiment is shown in Fig. 2 (a).

The cross section of this jig adhered to the silicon layer is 5.7 mm^2 . The tensile strength of the adhesive (araldite) is 800 kgf/cm^2 . When the bonding strength between silicon and quartz is over 800 kgf/cm^2 , separation is occurred as shown in the upper schematic of Fig. 2 (b). The middle schematic shows the fracturing of quartz. The lower schematic means the real binding strengths between silicon and quartz, that is the week bonding for device processes.

3. RESULTS AND DISCUSSIONS

Figure 3 shows the results of the specimens with the thickness of $2 \mu m \pm 0.5 \mu m$ on the different temperatures. Over 700 C range, all specimens show the fractures of quartz. It may correspond to the



Three seperation modes (b) Seperation at adheshive (top) Fracturing (middle) Seperation at bonded interface (bottom)

unperfect bonding such as microvoids or high stressed interfaces due to misfit dislocations. Even under 650 C range, the tensile strengths distribute in the lower strength values than that of the adhesive. It is anticipated that the bonding reaction is not proceeded yet due to lower temperature annealing. Figure 4 shows the results of the specimens with the thickness of 0.5 μ m \pm 0.5 μ m. At the temperatures of 700 C and 800 C, almost perfect bonding is obtained under the thickness of 1.0 μ m. At the temperatures of 900 C, 1000 C and 1100 C, almost perfect bonding is only obtained under the thickness of 0.5 μ m. In the thicker specimens than 0.5 μ m, the fractures are occurred. It may be due to dislocation and /or cracking generation. At the







Fig.4 Temperature and silicon layer thickness on tensile strength for thin silicon layer $(0.5\pm0.5$ um)

temperature of 1200 C, bonding strength decreases. The macroscopic warpage of this wafer is clearly observed. This may be due to the deformation of amorphous quartz at high temperature.

4. CONCLUSION

A repeated process set of thinning silicon and annealing was proposed for tight bonding between a silicon wafer and a quartz wafer which have different thermal expansion coefficients. The silicon layers on quartz with the thickness of $2 \,\mu m \pm 0.5 \,\mu m$ were debonded by the high temperature annealing over 650 C, whereas in the case of thinner silicon layers with the thickness under 0.5 μm , the tensile strengths over 800 kgf/cm² were obtained in the temperature range of 700 C~1100 C.

REFERENCES

- 1. M. Ikeda, M. Ogawa and K. Suzuki : JAPAN DISPLAY '89, P. 498 (1989)
- 2. S. Morozumi : JAPAN DISPLAY '89, P. 148 (1989)
- J. M. Shannon, S. D. Brotherton and L. D. French : Extended Abst. of 22 nd (1990) Int. Conf. on Solid State Devices and Materials, Sendai, 1990 P. 941
- 4. Y. Hayashi and M. Kamiya : private communications.
- T. Abe, M. Nakano and T. Itoh : Silicon on Insulator Technology and Devices, edited by D. N. Schmidt (Electrochen. Soc. Pennington) (1990)
 P. 61