Extended Abstracts of the 1993 International Conference on Solid State Devices and Materials, Makuhari, 1993, pp. 1002-1004

# A Novel Model for Lowering of Grain-Boundary Potential Barrier in High Mobility Poly-Si TFTs

# Seiiti SHIRAI and Tadashi SERIKAWA

NTT Interdisciplinary Research Laboratories 3-9-11, Midori-cho, Musashino-shi, Tokyo 180, Japan

We propose a novel model for grain boundary where the grain is surrounded by a curved surface. A new equation for the potential barrier height is derived from this model. It is demonstrated that the potential barrier height greatly depends on the surface curvature of the grain boundary and rapidly lowers as the curvature radius decreases. This model is supported by high resolution TEM observations.

### **1. Introduction**

Poly-Si TFTs, especially those made from laserannealed poly-crystallized Si films, have high mobility in spite of their polycrystalline structure containing many grain boundaries<sup>1,2)</sup>. Poly-Si TFT electrical characteristics such as field effect mobility are strongly influenced by grain boundary properties rather than grain size. These properties are characterized by the potential barrier formed by trapped carriers at the grain boundary. The high mobility characteristics clearly show that the potential barrier height  $\Phi_{\rm B}$  at the grain boundary is very low. The potential barrier is generally calculated based on the model of grains surrounded by flat surface grain boundaries (flat surface G. B. Model) as shown in Fig. 1(a).<sup>3)</sup> In this model, the curvature of the grain boundary r, is nearly infinite and larger than the average grain size  $L_g$ . The model, however, cannot consistently explain Poly-Si TFT characteristics because a high potential barrier height is calculated from this model.

Figure 2 shows the relationship between carrier trap state density N<sup>\*</sup>(cm<sup>-3</sup>) and carrier trap state surface density N<sub>st</sub>(cm<sup>-2</sup>) for sputtered Poly-Si TFTs and CVD Poly-Si TFTs. The value N<sub>st</sub> was calculated from the potential barrier height by using the flat surface G. B. Model. On the other hand, N<sup>\*</sup> was calculated from subthreshold characteristics (S value), assuming that the distribution of the carrier trap state is uniform in the grain and grain boundaries. The relationship between N<sup>\*</sup> and N<sub>st</sub> was derived as N<sub>st</sub>=N<sup>\*</sup>·L<sub>g</sub>/3 from the flat

surface G. B. Model in Fig. 1(a). Figure 2 shows that this relationship does not hold in both cases. This result suggests that the grain boundary surfaces are not flat and the geometrical structure of the grain boundaries seriously influence the potential barrier heights, that is, poly-Si TFT characteristics.

We propose a novel model for grain boundary that elegantly leads to lowering the potential barrier heights and explains the experimental results well.



(a) Flat surface grain boundary



- (b) Curved surface grain boundary
- Fig. 1 (a) Conventional and (b) newly proposed grain boundary models.



Fig. 2 Carrier trap state density N\* versus carrier trap state surface density N<sub>st</sub>.

### 2. Curved Surface Potential Barrier Model

Figure 1(b) shows the newly proposed grain boundary model where grain is surrounded by a curved surface (*curved surface G. B. Model*). In this model,  $r_0 \neq \infty$ and  $L_g > r_0$ . We assumed that the curved surface has spherical or cylindrical surfaces having radii  $r_0$ . The potential barrier height  $\Phi_B$  is derived from the following Poisson's equation.

$$\nabla^2 \Phi(\mathbf{r}) = \frac{\partial^2 \Phi}{\partial \mathbf{r}^2} + (\alpha/\mathbf{r})\frac{\partial \Phi}{\partial \mathbf{r}} = q(\mathbf{n} + \mathbf{N}_{\mathsf{A}}) / \varepsilon_{\mathsf{s}} \qquad (1),$$

where  $\alpha = 1$  is the cylindrical surface,  $\alpha = 2$  is the spherical surface, q is the electronic charge,  $\varepsilon_s$  is the permittivity of Si, N<sub>A</sub> is acceptor-type impurity, and n is the free electron density given by

$$n = C_{ox}(V_g - V_{th}) / qd.$$

Here,  $C_{ox}$  is the gate capacitance per unit area,  $V_g - V_{th}$  is the effective gate voltage, and d is the inversion-layer depth.

In boundary conditions of  $\Phi(r=0)=\Phi(r=\infty)=0$  and  $(\partial \Phi/\partial r)_{r=0}=(\partial \Phi/\partial r)_{r=\infty}=0$ , potential barrier height  $\Phi_{\rm B}(=\Phi(r=r_{\rm o})-\Phi(r=0))$  is given by the calculation based on eq.(1) for V<sub>g</sub>-V<sub>th</sub>>0 and using trapped charge density Q<sub>s</sub> in grain boundary.

$$\Phi_{\rm B} = q(n+N_{\rm A})r_{\rm o}^{\ 2} \{(1+\alpha^2Q_{\rm s}^{\ 2}/4q^2(n+N_{\rm A})^2r_{\rm o}^{\ 2})^{1/2} - 1\}/\alpha^2\epsilon_{\rm s} \eqno(2).$$

When the gate voltage is high, the free carrier density n is sufficiently higher than  $N_A$ , and the carrier trap states in the grain boundary surface with the density  $N_{st}^*(cm^{-2})$  are nearly filled, then equation (2) is as follows.

$$\Phi_{\rm B} = qnr_{\rm o}^{2} \{ (1 + \alpha^2 N_{\rm st}^{*2} / 4n^2 r_{\rm o}^{2})^{1/2} - 1 \} / \alpha^2 \varepsilon_{\rm s} \qquad (3).$$

In  $r_o \rightarrow \infty$ , eq.(3) is equal to the potential barrier height of  $\Phi_{Bo} = qN_{st}^{*2}/8\epsilon_s n$  derived from the flat G. B. Model.

## 3. Results and Estimates

Figure 3 shows the changes of  $\Phi_{\rm B}$  as a function of radius r, in spherical and cylindrical surfaces. In both cases,  $\Phi_{\rm p}$  are lower than that in the flat G. B. Model. These barrier heights decrease especially rapidly for radii shorter than 50 nm. Moreover, the lowering of  $\Phi_{R}$ is pronounced for the higher carrier trap state density  $N_{st}^*$ . Figures 4(a) and 4(b) show  $\Phi_B$  versus gate voltage for cylindrical and spherical grain boundaries, respectively. The change of  $\Phi_{\rm B}$  relative to the gate voltage is larger in the cylindrical grain boundary than in the spherical grain boundary. It was found that the potential barrier height has a profound effect on the curvature in the grain boundary and lowers as the curvature radius decreases, especially in the spherical grain boundary. These results suggest that complicated grain boundary surfaces such as cylindrical or spherical surfaces lower the potential barrier.

Figure 5 shows a high resolution TEM photograph of the poly-Si film in the poly-Si TFT made from an Ar laser-irradiated sputtered a-Si film.<sup>2)</sup> Very high mobility poly-Si TFTs were obtained from this poly-Si film. As shown in Fig. 5, the grain boundary consists of curved surfaces, not flat surfaces. The curvature of grains is several tens of nanometers. This curvature in



Fig. 3 Potential barrier height variations as a function of curvature radius  $r_0$  in spherical and cylindrical surfaces.

the grain boundaries leads to very high mobilities.

## 4. Conclusions

We have proposed a new curved surface G. B. Model instead of the conventional flat surface G. B. Model. We have demonstrated that the potential barrier height  $\Phi_B$  of poly-Si TFTs strongly depends on the surface morphology of the grain boundary and rapidly lowers as the curvature radius of the grain boundary surface decreases. It was also found that this novel model is supported by high resolution TEM observations.

# 5. Acknowledgement

The authors would like to thank Dr. A. Okamoto and Dr. S. Suyama for their fabrications of Poly-Si TFTs.

#### References

- K. Shimizu, O. Sugiura, and M. Matsumura; IEEE Trans. ED, Vol. 40, p. 112, (1993).
- (2) T. Serikawa, S. Shirai, A. Okamoto, and S. Suyama; IEEE Trans. ED, Vol. 36, p. 1929, (1989).
- (3) J. Levinson, F. R. Shepherd, P. J.Scanlon, W. D. Westwood, G. Este and M. Rider : J. Appl. Phys., Vol. 53, p. 1193, (1982).



Fig. 4 Potential barrier height  $\Phi_{\rm B}$  versus gate voltage in (a) cylindrical and (b) spherical grain boundary.



Fig.5 High resolution TEM photograph of the poly-Si film in high-mobility Poly-Si TFTs.