Extended Abstracts of the 1993 International Conference on Solid State Devices and Materials, Makuhari, 1993, pp. 422-424

# Vertical Si-MOSFETs with Channel Lengths Down to 45nm

H.Gossner<sup>\*\*</sup>, W.Kiunke<sup>\*</sup>, I.Eisele<sup>\*</sup>, L.Risch<sup>\*</sup>, K.Hofmann<sup>\*</sup>, R.Treichler<sup>\*</sup>, H.Cerva<sup>\*</sup> + Universität der Bundeswehr München \* Siemens AG, Research Laboratories W-8014 Neubiberg, Werner Heisenberg-Weg 39 W-8000 München 83, Otto-Hahn-Ring 6

Vertical n-MOSFETs with channel lengths down to 45 nm have been grown by Si- molecular beam epitaxy. The growth of thermal oxide on the mesas and the diffusion of the dopants are investigated. We discuss the electrical behaviour of a 50 nm MOSFET.

### 1) Introduction

The excellent control of layer thickness and doping profile by MBE allows vertical devices on the scale of some ten nanometers. Both subtractive " and additive 2, methods have been developed for structuring the epitaxial layers in lateral dimensions down to the submicrometer regime. This is the basis for a reasonable threedimensional integration. The use of vertical devices makes such a threedimensional network even more flexible. The power and elegance of MBE-growth in creating vertical devices is demonstrated by fabricating vertical MOSFETs with channel lengths below the limits of any lateral technology.

#### 2) Experiment

The MBE growth temperature is in general about 500°C for the doped layers. Some of the samples have SPE-grown<sup>3,4,5</sup> contact layers. The instrinsic regions are formed at 700 C. Antimony serves as n-dopant. Boron is used for p-type doping. The growth rate is 1 Å/sec.

We have grown both mesa islands in micro shadow masks <sup>6</sup> and epilayers on (100)-Si substrates. Afterwards the epilayers were structured laterally by plasma etching. At the side walls of the mesas we have fabricated vertical n-channel MOSFETs with sourcedrain distances varying from 180 nm to 45 nm (fig.1). Some of the samples have a LDD epilayer sequence. The short source-drain distance requires a high channel doping to avoid punch-through. This in turn leads to high electric fields in the pnjunctions. To overcome these problems the channel doping is done in form of a delta doped layer of boron, which is separated from both the source and the drain n<sup>\*</sup> -region by nominally intrinsic regions of identical thickness.



Fig.1: Schematic view of a vertical MOSFET with 50 nm source-drain distance To retain the sharpness of the doping profiles the oxidation temperature for the gate insulator is limited to 700°C. To improve the break-through behaviour of the gate insulator a 30 nm ( resp. 40 nm) CVD-nitride is deposited on top of the oxide. The gate metallization is made of evaporated aluminum. The FET is encapsulated by a sputter oxide. The contact pads consist of sputtered Ti/W and Pt.

## 3) Results

A sharp and well-defined doping profile is crucial for the function of these extremly short FETs. SIMS profiles prove a good steepness of 6 nm/dek for Sb and 10 nm/dek for B after the complete processing of the FET.

The mesa-grown samples exhibit (111)-surfaces in the channel region (fig.2). (111)-surfaces are energe-tically preferred by the epitaxial mesa growth<sup>7)</sup>.



Fig.2: TEM picture ( 300 000x ) of a mesa-grown MOSFET with 50 nm sourcedrain distance

After oxidation a microroughness of the (111)-surface of less than 3 nm is observed (fig.2). The enhanced growth rate of thermal oxide on highly doped regions allows the growth of a thin (15 nm resp. 25 nm) oxide at the channel region while getting a three to four times thicker oxide at the contacts. This reduces the risk of an oxide break-through at the top edge of the vertical FET. To get an homogenous oxide thickness above the channel we have also grown LDD epilayer sequences with lower doping density ( $n=5\ 10^{18}\ cm^{-3}$ ) in the contact region attached to the channel.

The size of the quadratic mesa structures is 180  $\mu$ m \* 180  $\mu$ m . So the width of the vertical MOSFET is given by 720  $\mu$ m and the area of the 'bulk' diode parallel to the FET by 3.24 10<sup>4</sup>  $\mu$ m<sup>2</sup>. The room temperature drain and gate characteristics of a 50 nm FET with an effective oxide thickness of 30 nm are shown in fig.3 resp. fig.4.

The measured drain current is the sum of the currents across the transistor and the parallel 'bulk' diode in the interior of the mesa. The current across the diode dominates the drain characteristics at source-drain voltages above 4V. Therefore the saturation regime of the transistor is not observed.



Fig.3: Drain characteristics of a 50 nm MOSFET with 30 nm effective oxide thickness. The gate voltage is varied from 0V to 9V in steps of 1V.

At a source-drain voltage  $V_{sd}$  of 1V the leakage current of the transistor is around 30  $\mu$ A ( equivalent to a resistance of 30 k $\Omega$  ), which means a current density of 1 nA/ $\mu$ m<sup>2</sup> across the parallel bulk diode. While increasing the gate voltage the drain current saturates at ~ 10 mA for  $V_{sd}$ =1V. This means a serial resistance of ~100 $\Omega$ . The subthreshold swing is determined to be around 1V/dek. The low value of the subthreshold swing results from the high oxide thickness compared to the source-drain distance and fits well with simulated data.



Fig.4: Gate characteristics of a 50 nm MOSFET with 30 nm effective oxide thickness. The drain voltage amounts to 1V.

# 4) Conclusion

The capability of MBE for the fabrication of ultra short vertical MOS-FETs in Si has been demonstrated. The major challenge for processing such devices is an improvement of the low temperature gate oxide. The access to MOSFETs with channel lengths smaller than 50 nm now allows the investigation of ballistic transport or velocity overshoot in silicon.

## 5) Acknowledgement

This work was supported by the Bundesministerium für Forschung und Technologie ( BMFT NT 2409 ).

### 6) References

1) H.J.Herzog and E.Kasper, J. Electrochem. Soc. <u>132</u> (1985) 2227

2) E.Hammerl, F.Wittmann, J.Messarosch, I.Eisele, V.Huber, H.Oppolzer, Mat. Res. Soc. Symp. Proc. Vol. <u>220</u> (1991) 27

3) J.A.Roth and C.L.Anderson, Appl. Phys. Lett. <u>31</u> (1977) 689

4) J.Caber, H.Ishiwara, S.Furukawa, Jpn. J. Appl. Phys. <u>21</u> (1982) L712

5) D.Streit, R.A. Metzger, F.G.Allen, Appl. Phys. Lett. <u>44</u> (1984) 234

6)E.Hammerl and I.Eisele, Appl. Phys. Lett. <u>62</u> (18) (1993) 2221

7) E.Hammerl, H.Lorenz, W.Hansch, H.Baumgärtner, I.Eisele, Surf. Sci. Lett. ( submitted for publication )