Studies on the Process and Characteristics of 8 × 4cm² Silicon Microstrip Sensors

Wen-Chin Tsay, Jyh Wing Hong, A. Chen, Willis T. Lin, Hsien-Jen Ting¹, Song-Tsang Chiang¹, Emily Chuang², and Su-Wen Hwang².
National Central University, Taiwan, R.O.C.
1. Electronics Research & Service Organization, Taiwan, R.O.C.
2. Epasil Technologies Inc., Taiwan, R.O.C.
Wen-Chin Tsay is also with Epasil Technologies Inc.

A prototype 8x4cm² silicon microstrip sensor has been designed and fabricated successfully. In order to get good quality capacitor, ONO (Oxide-Nitride-Oxide) is used to replaced the usual SiO₂ layer as the dielectric of coupling capacitor. Some gettering technologys having Boron solid source diffusion process have proposed to prevent the implant damage caused by p⁺ strip process. From the studies of electrical measurement and beam test, the proposal sensor has been found to have very good performance.

1. INTRODUCTION

The advantage of using silicon detector are not only for its high-precision spatial resolution but also for its low working voltage. Many existing and future high energy experiments are proposed to construction of large area silicon trackers based on microstrip sensors. The AC coupling readout scheme is often chosen to cope with amplifier saturation due to the leakage current. (1) (2) Usually, the coupling capacitor is made by separating the p⁺ strip from the readout metal strip with a thin layer of silicon dioxide. Production yield and breakdown voltage of the large area coupling capacitor is still the major problem in the recent study. (3) In addition, in order to reduce the leakage current and increase the S/N (signal-to-noise) ratio, some technologies have been widely studied. (4) (5) This report presents results of our studies related to the above mentioned points.

2. DESIGN

The mask set of single-sided single-metal silicon microstrip sensor consisted of 4 layers. these masks defined p⁺ strip, polysilicon, contact hole and metal strip. The microstrip sensor consists of diode strips with 2.5 um pitch, in which the readout pitch was 50um. Each diode was connected to a bias line by an individual polysilicon biasing resistor. The coupling of the metal to the diode was capacitive via a multilayer dielectric - ONO. Due to the nearly pinhole - free characteristics voltage and production yield rate of ONO capacitor, it is expected to have higher capacitance than those of the usual oxide capacitor. The connecting line was ended in a bonding pad of 70x200cm². Each end of the active area was the connection zone for the high resistance polysilicon biasing resistor connected to a metal strip which provided the bias for diodes. The polysilicon resistor were designed to let all strips should have the same equal resistivity.

3. PROCESSING AND ELECTRICAL MEASUREMENTS

The process flow of the proposed 8x4cm² silicon microstrip sensor is shown in Fig.1. A 4 KΩ-cm n-type (111) silicon wafer with 320±15um thickness was used as the substrate. The first mask defined the p⁺ strip pattern which extended over the active area and the guard ring. The second mask defined the polysilicon bias resistors. The third mask was used to open contact holes, and the last one defined the metal pattern which ran over the p⁺ strip, connecting lines and bonding pad.

Fig.1. Mask layout for single metal process.

Fig.1. Process flow of 8x4cm² silicon microstrip sensor
From the results of electrical measurement, the following modification of process had been introduced:

(a) The multilayer dielectric - ONO was chosen to replace oxide layer in the coupling capacitor. Due to the characteristics of multilayer dielectric, the breakdown voltage of ONO capacitor was much higher than that of the oxide capacitor, and the production yield is also much higher. The capacitor test patterns consist of oxide or ONO layer sandwiched by aluminum read out electrode and P+ strip had been test to study those effects. The result is shown in Fig. 2. Most of the SiO2 samples broke down at voltage around 100-140 volts, closed to the experience value 6-7 MV/μm. Some of the oxide test pattern broke down around 0.1-40V, which was probably due to a pin hole or staking fault. In comparison, all 200 ONO samples passed 200V without breakdown. The ONO capacitors, breakdown voltage of 2 × 2 cm² sensor were higher than 200V and those for 8 × 4 cm² sensor were around 160V. And tests over 10 batches (200 wafers) no pin-hole has been found.

![Graph](image)

Fig.2. The distribution of breakdown voltages of coupling capacitor with ONO and SiO2.

(b) Gettering Technology: The other consideration for large area sensors is leakage current of microstrip. In order to reduce the leakage current, some gettering process had been developed and tested. The results are listed in Table 1. The condition which used ERSO's CCD gettering technology with backside polysilicon and ONO deposition process was found to be the best one. The gettering process was composed of intrinsic gettering and extrinsic gettering technology. The intrinsic gettering used the ERSO's CCD gettering technology which was modified from 3-step oxidation gettering. After the polysilicon bias resistor and ONO capacitor process, the second gettering process with extrinsic gettering was used. The leakage current of the best 8 × 4 cm² sample was 2 μA, this was also the lowest one for the 8 × 4 cm² sensors reported.

<table>
<thead>
<tr>
<th>Condition</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
<th>G</th>
<th>H</th>
<th>I</th>
</tr>
</thead>
<tbody>
<tr>
<td>Leakage (nA/cm²)</td>
<td>800</td>
<td>200</td>
<td>200</td>
<td>1000</td>
<td>800</td>
<td>450</td>
<td>80</td>
<td>500</td>
<td>200</td>
</tr>
</tbody>
</table>

*100 Volts reverse bias
* A: backside N+ doped
* B: backside polysilicon deposition
* C: backside polysilicon and ONO deposition
* D: high temperature gettering
* E: Condition D with B
* F: Low and high temperature gettering
* G: ERSO CCD gettering process with condition C
* H: Condition A with F

(C) Implant damage: From the test result of test key, we found the leakage current was function of the distance from the center of wafer. The leakage of test pattern close to the center of wafer was much smaller than that of test pattern near the edge of wafer, shown in Fig. 3. By the study of silt etch analysis, the leakage was found to be caused by the implant damage, shown in Fig. 4(a) and (b). Boron solid source diffusion process has been proposed to replace the P+ strip implant process.

![Graph](image)

Fig.3: The leakage current of test pattern was a function of the distance from the center of wafer.

![Graph](image)

Fig.4: The implant damage found at the (a) test pattern near the edge of wafer (b) the edge of 8 × 4 cm² sensor.
4. EXPERIMENT RESULTS

(a) Beam test: 8 × 4 cm² and 2 × 2 cm² microstrip sensors had been fabricated. The 8 × 4 cm² prototype sensors were bonded with SVX chips and tested at CERN in 1993. An average S/N ratio of 30 and an efficiency above 97% were obtained. From the study reported by Y.H. Chang et al. (6), the intrinsic resolutions obtained with the corresponding residual of Monte Carlo simulation data are listed in Table 2.

The 8 × 4 cm² sensor - N9, made by this proposed process (by implant not by solid source diffusion), gets the best spatial resolution of 3.5 ± 0.5 μm with efficiency close to 100%.

Table 2 The residuals (um) of Y-sensors in linear track fitting

<table>
<thead>
<tr>
<th>int.res. (um)</th>
<th>N4</th>
<th>N9</th>
<th>J1</th>
<th>N3</th>
<th>C1</th>
<th>C2</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>6.1</td>
<td>3.5</td>
<td>9.4</td>
<td>5.1</td>
<td>7</td>
<td>10.5</td>
</tr>
<tr>
<td>5</td>
<td>4.4</td>
<td>4.2</td>
<td>8.82</td>
<td>6.02</td>
<td>6.71</td>
<td>7.82</td>
</tr>
<tr>
<td>3</td>
<td>3.93</td>
<td>4.08</td>
<td>8.35</td>
<td>3.28</td>
<td>3.46</td>
<td>*12.93</td>
</tr>
<tr>
<td>4</td>
<td>4.4</td>
<td>4.21</td>
<td>8.63</td>
<td>6.25</td>
<td>*9.72</td>
<td>6.45</td>
</tr>
<tr>
<td>5</td>
<td>4.4</td>
<td>4.15</td>
<td>8.94</td>
<td>*7.79</td>
<td>0.72</td>
<td>6.99</td>
</tr>
<tr>
<td>3</td>
<td>3.81</td>
<td>3.95</td>
<td>*10.41</td>
<td>6.2</td>
<td>6.58</td>
<td>7.21</td>
</tr>
<tr>
<td>5</td>
<td>3.83</td>
<td>*7.07</td>
<td>8.5</td>
<td>5.98</td>
<td>6.82</td>
<td>7.83</td>
</tr>
<tr>
<td>5</td>
<td>*9.17</td>
<td>4.64</td>
<td>8.04</td>
<td>6.61</td>
<td>6.69</td>
<td>7.26</td>
</tr>
<tr>
<td>4</td>
<td>3.61</td>
<td>3.97</td>
<td>*11.12</td>
<td>8.32</td>
<td>6.72</td>
<td>6.14</td>
</tr>
</tbody>
</table>

*: detector excluded in the fitting.

(b) Measure test: Because the process flow had been rearranged, all the active area except the contact holes was covered with the ONO dielectric. As we know, silicon nitride is a good diffusion mask so the sensor could be prevented from moisture. The fabricated 2 × 2 cm² sensors had been passed the 85% relative humidity and 85 °C environment test, an IEC standard environment test condition.(7)(8) A 2 × 2 cm² single metal sensor stayed in air for one year after the beam test in 1992, the same sensor was used in 1993 for test beam at CERN. It's performance was still good enough and almost the same as last year.

5. CONCLUSION

An improved process with ONO dielectric has been shown to produce 8 × 4 cm² silicon microstrip sensors of satisfactory electrical properties. The breakdown voltage of the ONO capacitor is higher than 200V for loop test and 2 × 2 cm² sensors, and is higher than 160V for the 8 × 4 cm² sensors. It was also pin-hole free process which had a high production yield. Optimum condition - ERSO's CCD intrinsic gettering technology with backside polysilicon and ONO deposition extrinsic gettering process for P⁺ strip sensor has been found. The major leakage comes from the edge of wafer caused by implant damage, and has been found. The boron solid source diffusion process has been proposed to solve the problem. From the results of beam test at CERN in 1992 and 1993, we found the proposed process had high S/N ratio, efficiency, resolution, and reliability. We have prepared a long ladder prototype which consists of 8 8 × 4 cm² sensors to be tested at CERN 1994 summer.

ACKNOWLEDGEMENT

The authors would like to thank ERSO/ITRI, Epsil Technology Inc., and National Central University for their continuous supports. This work was partially supported by National Science Council of the Republic of China under contracts NSC 82-0212-M-008-114 and NSC 81-0208-M-008-34.

REFERENCES

6) Y.H. Chang et al. reported at CERN, 1993, and to be appeared.