Extended Abstracts of the 1994 International Conference on Solid State Devices and Materials, Yokohama, 1994, pp. 847-849

# Device-Quality SiO<sub>2</sub>/Si(100) and SiO<sub>2</sub>/Si(111) Interfaces Formed by Plasma-Assisted Oxidation and Deposition Processes

## Tetsuji Yasuda\*, Y. Ma\*\*, and G. Lucovsky

North Carolina State University, Department of Physics Raleigh, NC 27695-8202, U.S.A.

We discuss a two-step plasma-assisted process that separates interface formation from film deposition. SiO<sub>2</sub>/Si(100) interfaces with a trap density, D<sub>it</sub>, in the low 10<sup>10</sup> cm<sup>-2</sup>. eV<sup>-1</sup> range can be reproducibly formed by this 300°C process. We have applied the process to H-terminated Si(111) surfaces that were made atomically flat by an NH<sub>4</sub>F treatment. It is demonstrated that the SiO<sub>2</sub>/Si(111) interface prepared in this way has a D<sub>it</sub> value as low as that for SiO<sub>2</sub>/Si(100). We have also found that surface steps that are introduced by intentionally miscutting the (111) surfaces make only minor additional contributions to the D<sub>it</sub> values.

### 1. Introduction

Formation of gate-quality SiO2 at low temperatures is attracting increasing attention because of its potential applications[1-4], not only as a possible alternative to thermally-grown gate oxides, but also as one of the key materials components needed to realize complex and/or novel structures such as compound-semiconductor MOSFET's and three-dimensional devices. The performance and reliability of TFT's also rely on the integrity of vapor-deposited insulators, and their interfaces with poly- or a-Si. Having these potential future applications in mind, we have been studying interfaces between SiO2 and crystalline Si, as formed by low-temperature plasma-assisted processing. Understanding the physics and chemistry of interface formation on crystalline Si surfaces is a milestone toward the success of other applications requiring lowtemperature oxides.

This paper discusses device-quality SiO<sub>2</sub>/Si(100) and SiO<sub>2</sub>/Si(111) interfaces formed by plasma-assisted oxidation and deposition processes at 300°C[2,5]. We have shown that a two-step process that separates interface formation from film deposition produces SiO<sub>2</sub>/Si(100) interfaces with a trap density, D<sub>it</sub>, in the low 10<sup>10</sup> cm<sup>-2</sup>.eV<sup>-1</sup> range. We have applied this twostep process to H-terminated atomically-flat Si(111) surfaces prepared by an NH<sub>4</sub>F treatment. These surfaces were characterized by techniques such as AES, LEED, SIMS and spectroscopic ellipsometry (SE)[5,6]. It was shown that SiO<sub>2</sub>/Si(111) interfaces prepared in this way had  $D_{it}$  values as low as that for SiO<sub>2</sub>/Si(100). This observation requires a reexamining of the conventional belief that Si(111) surfaces can not form a device-quality interface with SiO2. We also found that surface step densities on vicinal Si(111), of the order of  $10^{6}$  cm<sup>-1</sup>, make only minor additional contributions to these relatively low values of D<sub>it</sub>.

### 2. Experimental

Experimental details have been described in previous publications[2,5]. Lightly-doped p-type Si wafers were first cleaned by the standard RCA method. For Si(100), the final sacrificial chemical oxide was removed by etching in 1.6 % HF, whereas Si(111) surfaces were treated in one of the three different solutions: 1.6 % HF, 1:6 BHF, and 40 % NH4F. It is widely confirmed that the treatment in NH4F produces an atomically-flat Si(111) surface while the HF treatment leaves a relatively rough surface[7]. After a short DI water rinse, the Si wafers were loaded into a multichamber remote plasma-enhanced CVD system where the two-step, 300°C process noted above was carried out. This process consisted of (i) an exposure to atomic-O generated by a remote O2/He plasma, and (ii) remote plasma CVD to complete formation of ~10 to 20 nm SiO<sub>2</sub>. The first step removed organic contamination at the Si surface, and at the same time formed a superficial oxide layer ~0.6 nm thick. After sputtering an Al electrode, the MOS structure was annealed in N2 at 400°C for 30 minutes, and then was evaluated by the conventional high-frequency/quasi-static C-V method.

#### 3. SiO<sub>2</sub>/Si(100) Interfaces

The effectiveness of the two-step processing in achieving low  $D_{it}$  values on Si(100) is illustrated in Fig. 1, where  $D_{it}$  at midgap is plotted as a function of time of the atomic-O exposure. Without any exposure, i.e. t = 0,  $D_{it}$  shows considerable scatter between low  $10^{10}$  and  $10^{11}$  cm<sup>-2</sup>·eV<sup>-1</sup> values. This is presumably due in part

to C residues on the Si surface and/or to excessive N incorporation at the interface[2]. After a 15 s exposure to atomic-O,  $D_{it}$  was reduced to the low  $10^{10}$  cm<sup>-2</sup>.eV<sup>-1</sup> range, essentially the same as what is typically observed for thermal oxide interfaces. The flat-band voltage was -0.60 V, which was in the range of what is estimated from the work-function difference between Al and the p-Si wafers. On-line AES of this pre-oxidized surface prior to SiO<sub>2</sub> deposition showed that there was no detectable C, and that the estimated oxide thickness was ~0.6 nm. SIMS measurements showed that the C-atom concentration at the SiO<sub>2</sub>/Si interface was ~2x10<sup>12</sup> cm<sup>-2</sup>, and the N-atom concentration was ~1.5x10<sup>14</sup> cm<sup>-2</sup>. No crystalline features were evident in the LEED measurement.

The  $D_{it}$  was almost unchanged upon longer exposures to atomic-O. This is in contrast to the case of atomic-H exposures, which are also shown in Fig. 1.  $D_{it}$  increases in proportion to time of the pre-deposition exposure to atomic-H, due to a roughening of the Si(100) surface.

MOSFET devices that incorporate the SiO<sub>2</sub>/Si(100) interfaces prepared by this process were fabricated[4], and display peak channel mobilities comparable to those of control devices incorporating a thermally-grown gate oxide.





# 4. SiO<sub>2</sub>/Si(111) Interfaces

The two-step process consumes only a superficial layer of the Si wafer. It is qualitatively different from thermal oxidation, in which the Si substrate is consumed to create the oxide layer so that the SiO<sub>2</sub>/Si interface is continuously regenerated during the process. Therefore, the two-step process provides for more control of the structure and bonding chemistry at the SiO<sub>2</sub>/Si interface.

We have applied the two-step process to Si(111) surfaces where the structural integrity of the initial Hterminated surfaces can be readily controlled by varying the nature of HF/NH4F treatments used to remove wet chemical sacrificial oxides[7]. Prior to electrical evaluation of the MOS structures, we discuss the properties of Si(111) surfaces that were subjected to a treatment in three different HF/NH4F solutions. Figure 2 shows the imaginary part,  $\varepsilon_2$ , of the pseudo-dielectric function of Si(111),  $\langle \varepsilon \rangle$ , as determined by spectroscopic ellipsometry[6]. In SE, there is a basic rule that the greater the integrity of a semiconductor surface, the higher the  $\varepsilon_2$  value for so-called  $E_2$ transition peak (at 4.25 eV in Si). According to this rule, the NH<sub>4</sub>F-treated surface has the highest integrity (i.e., it is the smoothest and the purest chemically) while the HF-treated one has the poorest. These observations are consistent with the IR, STM, AES, and LEED observations in the literature[5,7].



Fig. 2 Imaginary part of pseudo-dielectric function of Si(111) as determined by SE. The surface was treated in the three different solutions as indicated in the figure. The insert is a maginfication of the values of  $\varepsilon_2$  for the E<sub>2</sub> feature.

Figure 3 compares the  $D_{it}$  spectra of MOS capacitors on Si(111) that were subjected to the three different pre-deposition treatments. The lowest  $D_{it}$  was achieved with the NH4F pre-deposition treatment, while the sample treated in HF showed the highest  $D_{it}$ . The overall trends in the figure are consistent with the changes in microstructure and chemical purity of the initial Si surface as reflected in the  $\varepsilon_2$  spectra of Fig. 2. The  $D_{it}$  value at the midgap,  $-3x10^{10}$  cm<sup>-2</sup>·eV<sup>-1</sup>, is significantly lower than those reported for thermally-grown SiO<sub>2</sub>/Si(111), typically high 10<sup>10</sup> to 10<sup>11</sup> cm<sup>-2</sup>·eV<sup>-1</sup>[8], and is about as low as those obtained by F passivation of thermally grown SiO<sub>2</sub>/Si(111)[9]. The characteristic P<sub>b</sub>-like feature at 0.3-0.4 eV could be further reduced by annealing in H<sub>2</sub>.

Since structural controllability of Si(111) surfaces



Fig. 3  $D_{it}$  spectra of MOS capacitors fabricated on Si(111). The initial surfaces were subjected to the three different treatments as indicated in the figure.



Fig. 4 Dependence of the midgap  $D_{it}$  on the miscut angle of Si(111). The initial Si surfaces were treated in NH<sub>4</sub>F. The broken lines show the step density as calculated from the miscut angle.

and SiO<sub>2</sub>/Si(111) interfaces was demonstrated in Figs. 2 and 3, we are now able to address some issues relating to the origin of  $D_{it}$ . One of these is the effect of surface steps. The step density on Si(111) can be controlled by varying the miscut angle of the crystal while keeping the terrace atomically smooth by the NH<sub>4</sub>F treatment. Figure 4 shows the mid-gap  $D_{it}$  plotted as a function of the miscut angle. The local atomic structures at the steps are markedly different for the two miscut directions, [ $\overline{112}$ ] and [ $11\overline{2}$ ] studied[10]. However,  $D_{it}$  is not strongly dependent on either the miscut direction, or the miscut angle. It is therefore concluded that surface steps are at most a minor contributor to  $D_{it}$  on Si(111) as long as their density is of the order of  $10^6$  cm<sup>-1</sup> or less.

T.Y. acknowledges Prof. D. E. Aspnes at NCSU for his guidance in SE measurements. The authors would like to thank David R. Lee for his assistance in C-V measurements and SIMS studies. This work was supported by the ONR, the NSF, the NSF Engineering Center for Advanced Electronic Materials Processing, and SEMATECH Center of Excellence at NCSU.

\* Present address: Joint Research Center for Atom Technology (JRCAT), National Institute for Advance Interdisciplinary Research, 1-1-4 Higashi, Tsukuba, Ibaraki 305, Japan

\*\* Present address: AT&T Bell Laboratories, Murray Hill, NJ 07974, U.S.A.

#### References

- J. Batey, E. Tierney, J. Stasiak, and T.N. Nguyen, Appl. Surf. Sci. 39(1989)1
- [2] T.Yasuda, Y. Ma, S. Habermehl, and G. Lucovsky, Appl. Phys. Lett. 60(1992)434; J. Vac. Sci. Technol. B10(1992)1844
- [3] Y. Kawai, N. Konishi, J. Watanabe, and T. Ohmi, Appl. Phys. Lett. 64(1994)2223
- [4] V. Misra, S. Hattangady, T. Yasuda, X-L. Xu, B. Hornung, G. Lucovsky, and J.J. Wortman, J. Vac. Sci. Technol. A12(1994)1371
- [5] T. Yasuda, Y. Ma, Y.L. Chen, G. Lucovsky, and D. Maher, J. Vac. Sci. Technol. A11(1993)945; T. Yasuda, D.R. Lee, C.H. Bjorkman, Y. Ma, G. Lucovsky, U. Emmerichs, C. Meyer, K. Leo, and H. Kurz, MRS Symp. Proc. 315(1993)
- [6] T. Yasuda and D.E. Aspnes, to be published in Applied Optics
- [7] G.S. Higashi, Y.J. Chabal, G.W. Trucks, and K. Raghavachari, Appl. Phys. Lett. 56(1990)656; G.S. Higashi, R.S. Becker, Y.J. Chabal, and A.J. Becker, Appl. Phys. Lett. 58(1991)1656
- [8] For example, E.H. Nicollian and J.R. Brews, MOS Physics and Technology (Wiley, New York, 1982), p.792, and; C.H. Bjorkman, T. Yasuda, C.E. Shearon Jr., Y. Ma, G. Lucovsky, U. Emmerichs, C. Meyer, and H. Kurz, J. Vac. Sci. Technol. B11(1993)1521
- [9] X.W. Wang and T.P. Ma, Appl. Phys. Lett. 60(1992)2634
- [10] T. Yasuda and D.E. Aspnes, J. Vac. Sci. Technol. A12(1994)1152