# High Quality ONO Gate Dielectrics Fabricated by In-Situ RTCVD

### G. W. Yoon, J. Yan, L. K. Han, J. Kim, and D. L. Kwong

Microelectronics Research Center, Department of Electrical and Computer Engineering BRC-MER 2.606 A/79950, The university of Texas at Austin, TX 78712

In this paper, we report for the first time, a novel ultrathin (<50Å) stacked  $SiO_2/Si_3N_4/SiO_2$  (ONO) structure with the bottom and top oxides grown in N<sub>2</sub>O ambient (N<sub>2</sub>O-oxides) by *in-situ* rapid-thermal multiprocessing. Bottom N<sub>2</sub>O-oxide was rapid-thermally grown and then Si<sub>3</sub>N<sub>4</sub> film was deposited by *in-situ* rapid-thermal chemical vapor deposition (RTCVD) using SiH<sub>4</sub> and NH<sub>3</sub>, followed by *in-situ* low pressure rapid-thermal N<sub>2</sub>O-reoxidation of the nitride. A significant improvement in the interface endurance and resistance to boron penetration compared to conventional SiO<sub>2</sub> was observed. This is attributed to the exploitation of the respective advantages of the N<sub>2</sub>O-oxide and nitride layers. The novel ONO gate dielectric is promising for the fabrication of p<sup>+</sup>-polysilicon gated surface-channel p-MOSFETs.

## 1. INTRODUCTION

A major concern of p<sup>+</sup>-polysilicon gate formed by BF<sub>2</sub> ion implantation is the boron penetration from the top polysilicon into the channel through the ultrathin gate oxide during thermal anneal [1]. This has been one of the important motivations to study other gate dielectrics such as oxynitrides [2] to replace conventional SiO2. Oxynitrides have drawn considerable attention due to their superior electrical properties as compared to conventional SiO2. Unlike NH3-nitrided SiO2, oxides grown in N<sub>2</sub>O ambient (N<sub>2</sub>O-oxides) [3] are very attractive due to the absence of hydrogen (H) in the processing ambient, which is a potential source of electron traps in the dielectric [4]. However, the low level of nitrogen (N) incorporated at the Si/SiO2 interface as a result of N<sub>2</sub>O oxidation is found to be insufficient to form an effective diffusion barrier to boron penetration [2]. In this paper, a novel technique for fabricating high quality ultrathin ONO gate dielectrics using N2O-oxides as bottom and top oxide layers is proposed and demonstrated for the first time in order to improve the electrical properties, particularly the resistance to boron penetration. The novel ONO structure is found to have a significant improvement in the resistance to boron penetration mainly due to the excellent diffusion barrier property of nitride layer while maintaining reduced charge trapping and excellent interface endurance properties.

#### 2. EXPERIMENTAL

MOS capacitors were fabricated on 5-10  $\Omega$ •cm P (100) or N (100) Si substrates. Substrates were chemically cleaned with RCA method. Prior to Si<sub>3</sub>N<sub>4</sub> film deposition, bottom N<sub>2</sub>O-oxides (20 Å)

were grown in pure N2O at 1050°C for 20 s. Si3N4 films (40 Å) were deposited in an RTCVD system with deposition pressure of 1.5 Torr at 800°C using SiH<sub>4</sub> and NH<sub>3</sub> (SiH<sub>4</sub>/NH<sub>3</sub>=1/20), followed by rapid-thermal reoxidation in N2O ambient at 10 Torr at 1050°C for 30 s. Bottom N<sub>2</sub>O-oxidation, silicon nitride deposition, and N<sub>2</sub>O-reoxidation are sequentially performed by *in-situ* multiprocessing RTCVD [5]. Thickness of ONO gate dielectric is the oxide equivalent thickness (Teq) calculated from the accumulation capacitance using the relative permittivity of silicon dioxide, 3.9. Furnace-grown thermal oxides in pure  $O_2$  were used as control samples. The capacitors were completed by depositing ~4000 Å thick top poly-Si, POCl3doping, and patterning. The schematic cross section of the novel ONO stacked film capacitor is shown in Fig. 1. Electrical measurements were made on POCl<sub>3</sub>-doped n<sup>+</sup>-polysilicon gated MOS capacitors fabricated on p-type substrate. In order to study boron penetration, p+-polysilicon gated MOS capacitors on n-type substrate were prepared by BF2 implant (5.5x10<sup>15</sup> cm<sup>-2</sup>, 20 KeV), followed by drive-in anneal in N2 at several different temperatures for 30 min.

## **3. RESULTS AND DISCUSSION**

Fig. 2 shows current-voltage (I-V) characteristics of the ONO gate dielectric in comparison with control oxide. The ONO dielectric with ultrathin (~ 40 Å) nitride layer shows almost comparable leakage current as the 45 Å control oxide. The bottom and top oxide layers have been reported to play critical roles in reducing leakage current in the nitride film due to the impeded hole injection from anode by the bottom or top oxides (> 30 Å) that is contiguous to the anode [6]. The relative

increase in conductivity is attributed to the very thin (< 20 Å) bottom as well as top oxides grown by low pressure (10 Torr) N<sub>2</sub>O-reoxidation technique to avoid severe oxidation of ultrathin nitride film. As will be shown later, the advantage of using ultrathin nitride layer to fabricate the ONO structure is to suppress boron penetration without any degradation of other electrical and reliability properties.

The mid-gap interface state density (Dit-m) was extracted from the high and low frequency C-V data on capacitors with the ONO dielectric and control SiO2. The novel ONO stacked gate dielectrics have been shown to have good interfacial characteristic ( $D_{it-m} = -3x10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$ ), comparable to the interface state density of control oxides. This suggests that the Si/SiO2 interface in the ONO structure is preserved by the bottom N<sub>2</sub>Ooxide. Interface state generations ( $\Delta D_{it-m}$ ) after 5 C/cm<sup>2</sup> charge injection under constant current stress (-10 mA/cm<sup>2</sup>) are compared between the ONO and control oxide as shown in Fig. 3. The ONO stacked dielectrics show negligible distortion in low frequency C-V curve compared with control oxide, indicating excellent interface endurance of ONO layers. This is speculated to be due to the interfacial strain relaxation through the formation of SiO<sub>x</sub>N<sub>y</sub> at Si/SiO<sub>2</sub> interface during the bottom N<sub>2</sub>O-oxide formation [3].

The gate voltage shifts  $(\Delta V_g)$  required to maintain a constant current injection (200 mA/cm<sup>2</sup>) under positive gate bias stressing were investigated as a function of stress time. Negative  $\Delta V_g$  indicates internal electric field increase due to hole trapping near the cathode, whereas positive  $\Delta V_g$  indicates electron trapping in the gate dielectrics. The highly suppressed electron trapping was observed in ONO gate dielectric whereas control oxide shows significant electron trapping as shown in Fig. 4. A significant amount of charge trapping in the bulk nitride as well as the oxide/nitride interface has been reported for thick nitride films. In this study, the nitride film is so thin that it can no longer trap charge effectively. Alternatively, detrapping of trapped charges in the nitride film is believed to be another contributing factor. This means that the electron trapping effect in the ultrathin nitride layer is not a great concern. Considering that charge trapping in the thick nitride has been a major problem to the success of gate dielectrics due to threshold voltage instability, the ultrathin ONO structure is suggested to be a good candidate for ULSI gate dielectrics.

Fig. 5 shows Weibull-plot distribution for time-to-breakdown ( $t_{bd}$ ) data in n<sup>+</sup>-polysilicon gated MOS capacitors with ONO dielectrics and control oxides. The novel ONO structures show longer  $t_{bd}$ values compared to control oxides, which can be attributed to the excellent interface endurance and suppressed electron trapping as shown in the Fig. 3 and 4, respectively. Fig. 6 shows a breakdownvoltage histogram for the ONO films (46 Å) obtained from ramp-voltage tests, which demonstrates no low field defects as well as relatively high average breakdown voltage. The RTCVD nitride layer in the ONO stacked dielectric is believed to play an important role in suppressing defect-related low field breakdowns [7].

To study the barrier properties of ONO gate dielectrics against boron penetration, flatband voltage (V<sub>fb</sub>) shifts were investigated for BF2-implanted p+polysilicon gated MOS capacitors with ONO gate dielectrics in comparison with control oxides. As shown in Fig. 7, flatband voltages (V<sub>fb</sub>) of those MOS capacitors were plotted as a function of postimplant anneal temperatures, wherein V<sub>fb</sub> becomes more positive with increasing anneal temperature. The positive V<sub>fb</sub> shifts in these capacitors are attributed to a fully depleted layer of penetrated boron, located near the Si/SiO<sub>2</sub> interface [1]. Compared to control oxide, flatband voltage (V<sub>fb</sub>) shift is very small for the entire range of temperature for the ONO sample, indicating the dominant role of nitride layer in suppressing boron penetration. The larger the amount of boron penetration, the larger are the positive V<sub>fb</sub> shifts. Conclusively, ONO structures investigated here, show significantly suppressed boron penetration as compared to control oxides. It is believed that the ultrathin nitride layer in ONO structure plays a dominant role in suppressing boron penetration due to its excellent barrier property.

## 4. CONCLUSION

In conclusion, a novel ultrathin oxide/nitride/oxide (ONO) structures have been fabricated by combining the N<sub>2</sub>O-oxide layer with the ultrathin nitride layer. The ONO structures have shown excellent interfacial characteristics and low defect density which are attributed to good interface formation by the N<sub>2</sub>O-oxide with Si substrate and the high integrity of thin nitride layer, respectively. In addition, an excellent resistance to boron penetration is achieved mainly due to the good diffusion barrier property of nitride layer, which is desirable for the fabrication of p<sup>+</sup>-polysilicon gated surface-channel p-MOSFETs.

This work was supported by SEMATECH/SRC and Texas Advanced Technology program

## 5. REFERENCES

- J. R. Pfiester et al., IEEE Trans. Electron Devices, <u>37</u>, (1990), 1842.
- A. B. Joshi et al., IEEE Electron Device Lett., <u>14</u>, (1993), 560.
- J. Ahn et al., J. Electrochem. Soc. <u>138</u>, (1991), L39.
- 4) T. Hori et al., IEEE Trans. Electron Devices, <u>36</u>, (1989), 340.
- 5) K. Ando et al., Sympo. VLSI Tech. Dig., (1993), 47.
- K. Kobayashi et al., J. Electrochem. Soc., <u>139</u>, (1992), 1693.
- 7) R. Moazzami et al., IEEE Electron Device Lett., (1992), 72.



Fig. 1 Schematic cross-sectional view of the ONO stacked film capacitor.



Fig. 3 Quasi-static C-V curves, before and after 5  $C/cm^2$  charge injection for n<sup>+</sup>-polysilicon gate capacitors (area:  $5x10^{-5}$  cm<sup>2</sup>) on p-substrate with ONO dielectric (46 Å) and control oxide (45 Å).



Fig. 5 Weibull-plots of time-to-breakdown (tbd) in MOS capacitors (area: 5x10<sup>-5</sup> cm<sup>2</sup>) with ONO dielectric and control oxide, measured at a current density of 400 mA/cm<sup>2</sup> under positive gate bias.





Fig. 2 Current vs. voltage (I-V) curves of n<sup>+</sup>polysilicon gate capacitors (area: 5x10<sup>-5</sup> cm<sup>2</sup>) on p-substrate with ONO dielectric and control oxide.







Fig. 6 Histogram of breakdown voltage for the 46 Å ONO stacked film capacitor.

Fig. 7 Flatband voltage (V<sub>fb</sub>) in BF<sub>2</sub>-implanted p<sup>+</sup>polysilicon gate MOS capacitors (area:  $5x10^{-4}$  cm<sup>2</sup>) on n-substrate with ONO dielectric and control oxide as a function of post-implant anneal temperatures.