# Scaling Theory for $\mathbf{V}_{\text {th }}$ Controlled $\mathbf{n}^{+}$- $\mathbf{p}^{+}$Double-Gate SOI MOSFETs 

Kunihiro Suzuki, Yoshiharu Tosaka, Tetsu Tanaka, Akira Satoh, and Toshihiro Sugii<br>Fujitsu Laboratories Ltd.<br>10-1 Morinosato-Wakamiya, Atsugi 243-01, Japan

We have established a scaling theory for $\mathrm{n}^{+}-\mathrm{p}^{+}$double-gate SOI MOSFETs, which gives us the guidance to design devices with a sub $0.1-\mu \mathrm{m} \mathrm{L}_{\mathrm{G}}$. We also propose models for threshold voltage $\mathrm{V}_{\mathrm{th}}$ and drain current $\mathrm{I}_{\mathrm{D}}$. Although the $\mathrm{I}_{\mathrm{D}}$ model is for long-channel devices, numerical analysis shows that it is valid even for sub $0.1-\mu \mathrm{m}-\mathrm{L}_{\mathrm{G}}$ devices that have been designed based on the scaling theory. According to our theory, we can design a sub $0.1-\mu \mathrm{m}-\mathrm{L}_{\mathrm{G}}$ device with an ideal subthreshold swing ( S swing) and appropriate $\mathrm{V}_{\mathrm{th}}$.

## I. Introduction

Double-gate SOI MOSFETs are expected to overcome the scaling limits of bulk MOSFETs. However, since the work function of the gate material determines $\mathrm{V}_{\mathrm{th}}$, we must investigate suitable gate materials to obtain a proper $\mathrm{V}_{\mathrm{th}}{ }^{[1]}$. To alleviate the hurdle, we proposed an $\mathrm{n}^{+}-\mathrm{p}^{+}$double-gate SOI MOSFET in which $\mathrm{V}_{\mathrm{th}}$ is controlled by the interaction between the front and back gates (Fig. 1). Furthermore, we demonstrated a CMOS inverter delay of 27 ps for a device with $\mathrm{L}_{\mathrm{G}}=0.2 \mu \mathrm{~m}$ and $\mathrm{t}_{\mathrm{Ox}}=9 \mathrm{~nm}$ at supply voltage $\mathrm{V}_{\mathrm{DD}}$ of 2 V . This device had a $\mathrm{V}_{\mathrm{th}}$ of 0.25 V with an ideal S -swing ${ }^{[2]}$.

We have established a scaling theory for the device and revealed the potential of how short channel region can this device go.

## II. Threshold Voltage

In both $\mathrm{p}^{+}-\mathrm{p}^{+}$and $\mathrm{n}^{+}-\mathrm{p}^{+}$double-gate SOI MOSFETs (Fig. 1), both gate oxide thicknesses $\mathrm{t}_{\mathrm{ox}}$ are the same, and the same gate voltage $\mathrm{V}_{\mathrm{G}}$ is applied to the both gates. The channel doping concentration $\mathrm{N}_{\mathrm{A}}$ is constant, independent of gate length $\mathrm{L}_{\mathrm{G}}$, and is as low as $10^{15} \mathrm{~cm}^{-3}$.

Based on numerical analysis, we assumed a linear vertical potential distribution in the channel region, as shown in Fig. 2. To clarify the analysis, $\mathrm{t}_{0 \mathrm{x}}$ is enlarged by $\gamma$ which is $\varepsilon_{\mathrm{Ox}} / \varepsilon_{\mathrm{Si}}$, which enables us to express a potential distribution with a straight line in the entire gate oxide and channel regions.


Fig. $1 \mathrm{n}^{+}-\mathrm{p}^{+}$double-gate SOI MOSFET.
For $\mathrm{p}^{+}-\mathrm{p}^{+}$double-gate devices, the potential is constant in the entire channel region, and the transistor switches on when the potential reaches a certain value $\phi_{\text {sth }}$ given by

$$
\begin{equation*}
\phi_{\mathrm{shh}}=\mathrm{V}_{\mathrm{th}}\left(\mathrm{p}^{+}-\mathrm{p}^{+}\right)-\mathrm{V}_{\mathrm{FBp}^{+}}, \tag{1}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{th}}\left(\mathrm{p}^{+}-\mathrm{p}^{+}\right)$is the threshold voltage of the $\mathrm{p}^{+}-\mathrm{p}^{+}$ double-gate device given in [1] and $\mathrm{V}_{\mathrm{FB} p+}$ is the flatband voltage associated with the $\mathrm{p}^{+}$polysilicon.

The potential distribution of the $\mathrm{n}^{+}-\mathrm{p}^{+}$double-gate devices has a gradient due to the difference between the flat band voltages at each gate $\Delta \mathrm{V}_{\mathrm{FB}}$ which is almost the band gap of Si . The potential shifted parallel maintaining its gradient with $\mathrm{V}_{\mathrm{G}}$, and the inversion layer is then formed on the inside surface of the $\mathrm{n}^{+}$ polysilicon gate (the point D in Fig. 2). By using similar triangles for ABC and AED , we obtain


Fig. 2 Schematic potential distributions: a dashed line corresponds to a $\mathrm{p}^{+}-\mathrm{p}^{+}$double-gate device and a solid line to a $\mathrm{n}^{+}-\mathrm{p}^{+}$double-gate device.

$$
\begin{equation*}
\mathrm{V}_{\mathrm{th} 1}=\mathrm{V}_{\mathrm{th}}\left(\mathrm{p}^{+}-\mathrm{p}^{+}\right)-\frac{\gamma \mathrm{t}_{\mathrm{ox}}+\mathrm{t}_{\mathrm{Si}}}{2 \gamma \mathrm{t}_{\mathrm{Ox}}+\mathrm{t}_{\mathrm{Si}}} \Delta \mathrm{~V}_{\mathrm{FB}} \tag{2}
\end{equation*}
$$

When $V_{G}$ increases further, the line $A D$ changes to become the line FD. When the point A reaches the point F , the inversion layer is formed on the inside surface of the $\mathrm{p}^{+}$polysilicon gate (the point G in Fig. 2 ). Therefore, the second threshold voltage associated with the $\mathrm{p}^{+}$polysilicon gate is

$$
\begin{equation*}
\mathrm{V}_{\mathrm{th} 2}=\mathrm{V}_{\mathrm{th}}\left(\mathrm{p}^{+}-\mathrm{p}^{+}\right), \tag{3}
\end{equation*}
$$

which is the same as that of $\mathrm{p}^{+}-\mathrm{p}^{+}$double-gate devices.

The numerical data agrees well with the analytical model (Fig. 3). $\mathrm{V}_{\mathrm{th}}\left(\mathrm{p}^{+}-\mathrm{p}^{+}\right)$is about 1 V and threshold voltage of $\mathrm{n}^{+}-\mathrm{n}^{+}$double-gate devices is -0.1 V , both of which are inadequate for deep submicron gate length devices.

Since $\mathrm{V}_{\mathrm{th}}\left(\mathrm{p}^{+}-\mathrm{p}^{+}\right)$and $\Delta \mathrm{V}_{\mathrm{FB}}$ in Eq. 2 are almost independent of $t_{0 x}$ and $t_{S i}$, the magnitude of $V_{t h 1}$ is a function of $\mathrm{t}_{\mathrm{Ox}} / \mathrm{t}_{\mathrm{Si}}$, and is about 0.25 V for $\mathrm{t}_{\mathrm{Ox}} / \mathrm{t}_{\mathrm{Si}}=5$. $\mathrm{V}_{\mathrm{th} 2}$ is about 1 V independent of $\mathrm{t}_{\mathrm{Ox}}$ and $\mathrm{t}_{\mathrm{Si}}$, and hence both channels contribute to current conduction when $\mathrm{V}_{\mathrm{DD}}$ exceeds 1 V , but the $\mathrm{p}^{+}$polysilicon gate only controls $\mathrm{V}_{\text {th } 1}$ when $\mathrm{V}_{\mathrm{DD}}$ is less than 1 V .

## III. Drain Current Model

We regarded the device as being two transistors connected in parallel with a different $\mathrm{V}_{\mathrm{th}}$ for each gate. Applying a drain current model developed for bulk MOSFETs ${ }^{[3]}$ to each gate, we proposed $I_{D}$ model given by

$$
\begin{equation*}
\left.\left.\mathrm{I}_{\mathrm{D}}=\sum_{\mathrm{i}=1,2} \frac{\mathrm{~W} \mu_{\mathrm{n}-\mathrm{i}}}{\mathrm{~L}_{\mathrm{G}}\left[1+\frac{\mu_{\mathrm{n}-\mathrm{i}}\left(\frac{\mathrm{~V}_{\mathrm{D}}}{\mathrm{~L}_{\mathrm{G}}}\right)}{2 \mathrm{v}_{\mathrm{ns}}}\right]}\right]\left(\mathrm{V}_{\mathrm{G}}-\mathrm{V}_{\mathrm{th-i}}\right) \mathrm{V}_{\mathrm{D}}-\frac{1}{2} \mathrm{~V}_{\mathrm{D}}^{2}\right] \tag{4}
\end{equation*}
$$

The validity of the model will be verified in the next section.


Fig. 3 Dependence of threshold voltage on SOI thickness.

## V. Scaling Theory

We solved the two-dimensional potential distribution in the channel region by a method similar to that described in [4], we found that the minimum potential along the punch-through current path is a function of the natural length $\lambda$ pertaining to $n^{+}-p^{+}$ and $\mathrm{p}^{+}-\mathrm{p}^{+}$double-gate devices:

$$
\begin{align*}
& \lambda\left(\mathrm{n}^{+}-\mathrm{p}^{+}\right)=\sqrt{\frac{\varepsilon_{\mathrm{Si}}}{2 \varepsilon_{\mathrm{Ox}}} \mathrm{t}_{\mathrm{Ox}} \mathrm{t}_{\mathrm{Si}}} \\
& \lambda\left(\mathrm{p}^{+}-\mathrm{p}^{+}\right)=\sqrt{\frac{\varepsilon_{\mathrm{Si}}}{2 \varepsilon_{\mathrm{Oxi}}} \mathrm{t}_{\mathrm{Ox}} \mathrm{t}_{\mathrm{Si}}\left(1+\frac{\varepsilon_{\mathrm{Ox}} \mathrm{t}_{\mathrm{Si}}}{4 \varepsilon_{\mathrm{Si}} \mathrm{t}_{\mathrm{Ox}}}\right)} . \tag{5}
\end{align*}
$$

Assuming that the minimum potential determines the S-swing, we obtained the following analytical S-swing expression:

$$
\begin{equation*}
S=\frac{\ln 10}{\beta} \frac{1}{1-2 \exp \left(-\frac{L_{G}}{2 \lambda}\right)} \tag{6}
\end{equation*}
$$

According to our theory, if $L_{G} /(2 \lambda)$ is the same, the S-swing is the same for $\mathrm{p}^{+}-\mathrm{p}^{+}$and $\mathrm{n}^{+}-\mathrm{p}^{+}$double-gate devices. This means that the $\mathrm{n}^{+}-\mathrm{p}^{+}$double-gate device suffers less from short-channel effects than the $\mathrm{p}^{+}-\mathrm{p}^{+}$ double-gate device because $\lambda\left(\mathrm{n}^{+}-\mathrm{p}^{+}\right)$is always smaller than $\lambda\left(\mathrm{p}^{+}-\mathrm{p}^{+}\right)$. This can be qualitatively explained as follows: The punch-through current flows along the center of the SOI in $\mathrm{p}^{+}-\mathrm{p}^{+}$double-gate devices, and at the surface in $\mathrm{n}^{+}-\mathrm{p}^{+}$double-gate devices, and the potential is controlled more strongly at the surface.

The analytical model agrees well with the experimental and numerical data (Fig. 4). Our results show that we should design the device so that $\mathrm{L}_{\mathrm{G}} /(2 \lambda)$ is more than 3 .


Fig. 4 Dependence of subthreshold swing on $\mathrm{L}_{\mathrm{G}} /(2 \lambda)$. Device parameters used in numerical calculation: $\mathrm{L}_{\mathrm{Ox}}=5 \mathrm{~nm}, \mathrm{~L}_{\mathrm{G}}=0.1$ $\mu \mathrm{m}$, and various $\mathrm{t}_{\mathrm{Si}}$. Experimental device parameters: $\mathrm{t}_{\mathrm{Ox}}=9$ $\mathrm{nm}, \mathrm{t}_{\mathrm{Si}}=40 \mathrm{~nm}$, and various $\mathrm{L}_{\mathrm{G}}$.

Once $\mathrm{L}_{\mathrm{G}} /(2 \lambda)$ is determined (we chose a value of 3 ), the relationship between $t_{\mathrm{Ox}}$ and $\mathrm{t}_{\mathrm{Si}}$ is obtained directly (Fig. 5). The $t_{0 x}$ and $\mathrm{t}_{\mathrm{Si}}$ values for a given $\mathrm{L}_{\mathrm{G}}$ should be selected in the lower region of the corresponding $\mathrm{L}_{\mathrm{G}}$ curve. The allowable region decreases with decreasing $\mathrm{L}_{\mathrm{G}}$ and is wider for $\mathrm{n}^{+}-\mathrm{p}^{+}$ double-gate devices than for $\mathrm{p}^{+}-\mathrm{p}^{+}$double-gate devices.

Consider the device with a $\mathrm{L}_{\mathrm{G}}$ of $0.1 \mu \mathrm{~m} . \mathrm{t}_{\mathrm{Ox}}$ of this device is expected to be 3 nm [5], and we set $\mathrm{t}_{\mathrm{Si}}$ to 15 nm to obtain an appropriate $\mathrm{V}_{\mathrm{th}}$. This ( $\mathrm{t}_{\mathrm{Ox}}, \mathrm{t}_{\mathrm{Si}}$ ) point is in the allowable region in Fig. 5. Using the same mobility model, we compared the analytical $I_{D}$ model with the numerical data (Fig.6). Since the analytical model neglects short channel effects, the good agreement means that we can regard devices designed adhering the scaling theory as long-channel devices even for $\mathrm{L}_{\mathrm{G}}=0.1 \mu \mathrm{~m}$.

## IV. Conclusion

$\mathrm{n}^{+}-\mathrm{p}^{+}$double-gate SOI MOSFETs suffer less from short-channel effects than $\mathrm{p}^{+}-\mathrm{p}^{+}$double-gate SOI MOSFETs. Using these devices, we can overcome the scaling limits of bulk MOSFETs and design devices with $L_{G}$ of less than $0.1 \mu \mathrm{~m}$, while maintaining an ideal S-swing and proper $\mathrm{V}_{\mathrm{th}}$.

## Acknowledgment

We thank Drs. Hijiya, Arimoto, and Ito for their encouragement.


Fig. 5 Relationship between SOI and gate oxide thicknesses for various gate lengths.


Fig. 6 Comparison between numerical and analytical currentvoltage characteristics.

## References

[1] K. Suzuki, et al., Solid-State Electronics, vol. 37, p. 327, 1994.
[2] T. Tanaka, et al., Symposium on VLSI Technology, p. 11, 1994.
[3] C. G. Sodini, et al., IEEE Trans. Electron Dev., vol. ED-31, p. 1386, 1984.
[4] K. Suzuki, et al., IEEE Trans. Electron Devices, ED-40, p. 2326, 1993.
[5] G. Baccarani, et al., IEEE Trans. Electron Dev., vol. ED-31, p. $452,1984$.

