

## A Standalone Hardware-Based Learning System

Trevor CLARKSON<sup>§</sup> and Chi Kwong NG<sup>†</sup>

<sup>§</sup>Department of Electronic and Electrical Engineering, King's College, Strand, London, UK

<sup>†</sup>Department of Electronic Engineering, City Polytechnic of Hong Kong, HONG KONG

The probabilistic RAM (pRAM) is an artificial model of a neuron which has been constructed in VLSI. A hardware-realizable reinforcement training algorithm has been devised for the pRAM. The results presented here are obtained by training a VLSI pRAM net to perform a classification task where a hardware-based weight update procedure has been used throughout. This introduces the possibility of using the pRAM as an embedded process controller where on-line adaptation is required and the use of a workstation is undesirable on the grounds of size or cost.

### 1. INTRODUCTION

The probabilistic RAM (pRAM) device has been recently described<sup>1)</sup> as an example of the VLSI implementation of an artificial neural network. Whilst the training example described in the paper<sup>1)</sup> above employed the on-chip weight update procedure, the environmental reward and penalty signals were supplied by a host computer. The results presented here have been obtained from a development of the above chip and additionally, the environmental signals used in training have been obtained from a pRAM. Thus the whole training operation may be conducted in hardware; no supervisory processor is required.

The pRAM neuron<sup>2, 3)</sup> generates an output in the form of a spike train where the probability of generating a spike is controlled by an internal weight, represented as a real-valued number  $\in [0, 1]$ . The firing probabilities for all possible binary input vectors can be trained and  $2^N$  weights are used in each pRAM, where  $N$  is the number of synaptic inputs to the pRAM.

The pRAM-256 is a VLSI device which processes 256 internal pRAMs in a similar way to the earlier device<sup>1)</sup>. The primary difference between the two chips is in the provision of a more versatile range of reinforcement training methods in the pRAM-256, the same update algorithm being used in each. The earlier device provided only local reinforcement training where two "auxiliary pRAMs" are used to determine the appropriate reward and penalty signals for each "learning pRAM". The pRAM-256 device is no longer restricted to local learning. By allowing the reward and

penalty inputs to each pRAM to be reconfigured by the use of "connection pointers", global, local and competitive methods of training can be used in this fourth generation of pRAM hardware<sup>4)</sup>. Each pRAM neuron now has 6 inputs.

Processing of neurons in the pRAM-256 is carried out in two passes. The first pass provides forward processing of signals through the network and updates the outputs of each of the 256 pRAMs. The second pass is only executed if training is enabled and this pass updates the pRAM weights used in pass 1 in response to the new output of the net. Pass 1 processing requires 154 $\mu$ s and processing both Pass 1 and Pass 2 requires 246 $\mu$ s in total, both timings are for a clock of 33MHz.

At the same time as the pRAMs are being processed, new external data may be shifted onto the chip so that neural processing may proceed without incurring any data transfer delay. The pRAM-256 is shown in Fig. 1.

### 2. HARDWARE LEARNING

The learning algorithm used in the pRAM-256 is:

$$\Delta\alpha_u(t) = \rho((a - \alpha_u)r + \lambda(\bar{a} - \alpha_u)p)(t) \times \delta_{u,i}$$

where  $a$  is the pRAM output, either 0 or 1, and  $\alpha_u$  is the memory content addressed by the input vector  $u$ . The reward and penalty inputs are  $r$  and  $p$  respectively; these are in the interval 0 to 1, but are normally binary quantities generated with a given probability by the environment.  $\rho$  and  $\lambda$  are learning rates  $\in [0, 1]$ . Thus it may be seen from (1) that the weight,  $\alpha_u$ , is always in the interval  $[0, 1]$  so that clipping is never required. The action of the above algorithm is to move the weight

closer to the value of  $a$  (the pRAM output) if a reward is given and to move the weight further away from  $a$  if a penalty signal is given. Thus beneficial actions are made more likely to happen in the future and adverse actions are made less likely to occur, given the same circumstances.

It is the use of a hardware-realizable algorithm on-chip which makes a totally hardware-based learning system possible.




Fig. 1. pRAM-256 Architecture

### 3. TRAINING TASK

A pRAM net was trained to classify patterns. In this example, four patterns of 6 x 6 pixels in size were used which were encoded as 2-bit numbers, 00, 01, 10 and 11. As each pattern was presented to the net in a randomised order, the labelled pattern class was compared to the output of the network by a supervisor and a reward was given to the net if the output of the net agreed with the class of the pattern presented; a penalty signal was sent from the supervisor to the net otherwise (Fig. 2). The supervisor therefore acts as a predefined lookup table. The appropriate reward and penalty signals are sent to all pRAMs in the net, so that global reinforcement took place. As training proceeds, so the pRAM weights are modified; correct outputs from the net are rewarded and incorrect outputs are penalised. Receiving a reward signal makes a pRAM more likely to produce the same action (outputting either a 1 or a 0) in the future, and a penalty signal produces the opposite effect.

The output of the net is monitored and may be displayed graphically. To observe the overall trend, output spikes from the net may be integrated over 256 spike periods to obtain the mean firing frequency. In this way, as the net trains, it is possible to observe the qualitative results produced by the net. The weights, representing the probability of firing, are initialised to




Fig. 2. Training the pRAM network

0.5, which means that each pRAM is equally likely to output a '1' as it is to output a '0'.




Fig. 3. The mean firing frequencies of the pRAM net are represented graphically where the edge of the area represents mean firing rates of the two pRAM outputs of 0% or 100%. The centre of the area denotes a mean firing rate of 50% from each pRAM neuron. The network

At the start of training, the mean firing frequencies of the pRAMs are very close to 0.5 - no one class is clearly identified. After only 12 iterations however, some structure emerges (Fig. 3). After (typically) 60 iterations, all input patterns are correctly classified and the patterns are all correctly identified.




Fig. 4. The mean firing frequencies of the pRAM net after 60 iterations.

The configuration of the pRAM network is defined by a "connection pointer" table where one entry exists for each input of each pRAM. This table is held in

static RAM with the pRAM weight memory (Fig. 1). Thus many architectures can be built with the same hardware; reconfiguring the network only requires updating a connectivity table.

#### 4. INTERFACING TO EXTERNAL HARDWARE

To interface the pRAM-256 device to external hardware, Lattice in-system programmable (*isp*) FPGA devices are currently used. These FPGAs have many registers, some of which may be used to count the spikes coming from the serial outputs of individual pRAMs to generate a mean firing frequency. Combinational circuitry within the FPGA may be used for the supervisor, to generate the reward and penalty signals during training. In this way, the pRAM supervisor of Fig. 2 may be replaced by FPGA functions. Since the logic of the *isp* FPGA devices may be reconfigured in-situ, a very versatile system results where both the neural network, and its interface can be reused for a different purpose with no changes to the hardware circuitry.




Fig. 5. Example showing the use of a pRAM-256 with a host computer. An FPGA counter is used to convert a pRAM spike train into a mean firing frequency which may be read from a register by a host computer. Similar registers within the FPGA containing the outputs of other neurons may also be addressed and read by the host.

The pRAM-256 and FPGA hardware shown in Fig. 5, can be reconfigured by changes in the firmware because the functions of many signals are fixed. For example, the pRAM\_OUT pin of the pRAM-256 always conveys pulses which represent the states of all 256 pRAM neurons. Another output, SOP (not shown), indicates the start of a processing pass and CTS (not shown in Fig. 5) is a clock for the pRAM\_OUT signal. In this way, these three signals will normally be assigned to three inputs of the FPGA. The FPGA may be configured to count pRAM pulses and form a mean firing frequency or, alternatively, the FPGA may be

reconfigured as a shift register to convey the states of a number of pRAM neurons to the host computer.

The FPGA to host connection can be similarly predetermined, requiring a unidirectional address bus, a bidirectional data bus and a read/write line. In this way data or status registers may be read as shown in Fig. 5, or a control register can be configured within the FPGA which may be written to by the host computer. The control register may be used to set the state of the pRAM\_256 control lines, such as TRAIN and HALT which enable training and halt the pRAM-256 respectively. The HALT mode tri-states all pRAM-256 lines and, in this case, would allow the host computer to modify, read or store the neurons' weights or update the connection table to reconfigure the network.

External data may be applied directly to the pRAM-256 or such data may be buffered by the FPGA. The FPGA is used to take the neural network output and to directly control the system to which it is connected.

#### 5. CONCLUSION

The probabilistic RAM (pRAM) is a VLSI device with on-chip learning. It has been shown how an autonomous learning system may be constructed using this device. Networks containing in excess of 1500 neurons may be built by the use of multiple pRAM-256 devices. The use of CMOS digital hardware allows high-speed processing to be combined with a low-power consumption and a small size. This makes the pRAM-256 applicable to a wide range of applications.

#### 6. REFERENCES

- 1) T G Clarkson, C K Ng and Y Guan, "The pRAM: An Adaptive VLSI Chip", *IEEE Transactions on Neural Networks*, Vol 4, No 3, pp 408-412, 1993.
- 2) Gorse D and Taylor J G, "An Analysis of Noisy RAM and Neural Nets", *Physica D*, Vol 34, pp 90-114, 1989.
- 3) Clarkson T G, Gorse D, Taylor J G, Ng C K (1992), "Learning Probabilistic RAM Nets Using VLSI Structures", *IEEE Transactions on Computers*, Vol 41, 12, 1552-1561, 1992.
- 4) T G Clarkson and C K Ng, "Multiple Learning Configurations using 4th Generation pRAM Modules", *Proc. Microelectronics for Neural Networks*, Edinburgh, Scotland, 1993, pp 233-240.