Dynamics of Hot-Carrier Induced Interface State Generation in Polysilicon Thin-Film Transistors

A. PECORA, I. POLICICCHIO, and G. FORTUNATO IESS-CNR, Via Cineto Romano 42, 00156 ROMA (ITALY)

F. PLAIS and D. PRIBAT THOMSON-CSF, LCR, 91404 ORSAY Cedex (FRANCE)

Interface state creation, induced by hot-hole injection, has been frequently observed in n-channel polysilicon TFTs, when subjected to prolonged bias-stress with negative gate biases. In this letter we propose a new model for the kinetics of interface state formation, that closely links the interface state generation to the measured gate leakage current. The interface generation mechanism appears to be driven by the recombination of hot-holes (injected from the semiconductor active layer) with electrons (injected from the gate electrode). This model is shown to fit very well the time evolution of the interface states, as determined by the sheet conductance of the damaged region close to the drain.

1. INTRODUCTION

The effects of hot-carriers in polycrystalline silicon (polysilicon) thin-film transistors (TFTs) have been recently investigated, both in n-channel¹⁻⁶⁾ and p-channel devices^{7,8)}, in view of the application of such devices in active matrix LCD driving circuitry or SRAMs. In particular, the injection of hot-holes in n-channel devices has been observed to cause two effects: off-current reduction and transconductance degradation³⁻⁵⁾. The first effect has been related to the formation of oxide traps that are charged positively³⁻⁵⁾. The second effect is thought to be related to the formation of interface states and has been shown to strongly depend upon the concomitance of hot-hole injection, from the polysilicon active layer, and electron injection into the oxide, from the gate $electrode^{9,10}$. Indeed, we have observed an increase of the transconductance degradation for increasing gate leakage current¹⁰⁾, confirming the relation between gate leakage current and interface state generation. In the present work we have studied the kinetics of interface state generation and a close link between interface trap density and gate leakage current is proposed.

2. DEVICE FABRICATION

The polysilicon TFTs were fabricated with a four mask sequence. The active layer (100 nm thick) was deposited amorphous by pyrolysis of Si₂H₆ in a UHVCVD reactor¹¹) and subsequently furnace-crystallised at 580°C. After definition and reactive ion etching (RIE) of the active polysilicon islands, the gate SiO2 was deposited to a thickness of 120 nm by distributed electron cyclotron resonance plasma enhanced CVD¹¹⁾. The gate electrode was defined by a RIE etch of an in-situ doped amorphous silicon layer deposited by LPCVD at 560°C. The self-aligned source and drain contacts were formed by a phosphorous implant, which was activated by a furnace anneal at 580°C. This thermal treatment also converted the amorphous gate material to low resistivity degenerated polycrystalline silicon. The contacts were defined by lift-off of an evaporated aluminum film and the device were then annealed at 450°C under flowing

forming gas (10% H₂ in N₂). This treatment is necessary to passivate silicon dangling bonds at the active polysilicon/SiO₂ interface¹²). Finally, the samples were covered with a SiO₂ passivation layer. We emphasize that the field-effect mobility in these devices, without posthydrogenation treatment and with a maximum processing temperature of 580°C, is around 70 cm²/Vs¹³). The device geometry used for the present experiments is: channel length 5 μ m (L) and channel width 40 μ m (W).

3. RESULTS AND DISCUSSION

Application of prolonged bias stress with negative gate bias (< -20 V) and high V_{ds} (20 V) have been shown to degrade the on characteristics of n-channel TFTs¹⁰), as a consequence of the formation of interface states close to the drain junction³⁻⁵). The region where the interface defects are localized extends around 100 nm from the drain junction, as determined by our two dimensional device analysis performed with the program HFIELDS⁴), and also in agreement with previous numerical results on c-Si MOSFETs¹⁴). Therefore, the sheet conductance of the stressed device can be viewed as resulting from the series of two channel regions: a damaged region (extending over d=100 nm) and the other having the same properties of the unstressed device (uniform channel) we can define the normalized sheet conductance (G₁), measured at low V_{ds} (0.1 V), as:

$$G_1 = I_{d1} L / (V_{ds} W)$$
 (1)

where I_{d1} is the measured drain current. After stressing, the normalized sheet conductance of the damaged region (G₂) can be expressed as:

$$G_{2} = (d/W) [V_{ds}/I_{d2} - V_{ds} (L-d) / (L I_{d1})]^{-1}$$
(2)

where I_{d2} is the drain current measured in the stressed device at the same V_{ds} . In Fig. 1 the normalized sheet conductance of the damaged region is shown before and after different stressing times, with bias-stress conditions of V_g =-25



Fig. 1: Sheet conductance of the damaged region, G₂, obtained using the deconvolution procedure described in the text, versus gate voltage, V_g , before stress (continuous line) and after different stressing times (stress conditions fixed at V_g =-25V and V_{ds} =20V): (o) 60 s; (**n**) 420 s; (**n**) 3780 s; (**4**) 15300 s; (**6**) 43200 s.

V and V_{ds} =20V. As can be clearly seen, the on-regime is strongly affected by the bias-stress. It is worth to point out that the deconvolution procedure allow us to directly estimate the number of the generated interface states by analysing the sheet conductance of the damaged region, since in this region the interface state density can be reasonably assumed to be spatially uniform. In order to estimate the interface state density induced by the hot-hole injection, we can simply evaluate, after stressing, the excess applied gate voltage (ΔV_g) which is necessary in order to keep a constant G-value. Then, the number of interface states, n_s, that have to be filled to have the same band bending in the semiconductor is:

$$n_s = \Delta V_g C_{OX}/q$$
 (3)

where C_{OX} is the gate oxide capacitance per unit area and q is the unit charge. In Fig. 2 a plot of n_s , deduced for a constant G value of $5x10^{-7} \Omega^{-1}$, vs the stressing time is shown for two different bias-stress conditions.

It has been shown¹⁰⁾ that increasing the stressing negative gate bias below -20 V produces the generation of an increased number of interface states. This effect has been seen to be concomitant to an increased gate leakage current¹⁰⁾. Indeed, as shown in Fig. 3 the gate leakage current, measured during the bias-stress, is higher at higher negative gate bias. It should be pointed out that even injecting into the gate oxide a considerable amount of hot-holes at stressing -10 V>V_g>-20 V (as evidenced by two orders of magnitude off-current reduction) g_m was not appreciably degraded in absence of an appreciable gate leakage current¹⁰⁾. This substantiate the fact that hot-hole injection alone is not enough to efficiently generate interface states. The gate leakage current is likely to be due to electrons injected by Fowler-Nordheim mechanism from the polysilicon gate into the gate oxide, an increase in the gate-to-drain voltage



Fig. 2: Interface states generated during bias-stress versus stressing time for two different bias-stress conditions: (o) V_g =-25 V and V_{ds} =20 V; (\Box) Vg=-35V and V_{ds} =20V. Also shown are the fits to equation (5) (continuous lines).

clearly induces a substantial increase in the gate leakage current. In addition, it has also been shown that high-field constant current stress in c-Si MOS devices produces, when injecting electrons from the gate, a high rate of interface state generation at the Si/SiO₂ interface^{15,16)}. The collecting electrode interface appears to be the critical degradation site, where energetic electrons can release energy recombining with holes¹⁵⁾.

In order to correlate the gate leakage current with the phenomenon of interface state generation, we assumed that the interface state generation rate was proportional to the gate leakage current itself, J_{I} :

$$dn_{s}/dt = K J_{L} [N_{s}-n_{s}]$$
(4)

where N_s is the interface state density at t= ∞ and K is a constant. Solution of the differential equation (4) gives

$$n_{s}(t) = N_{s} [1 - exp(-KQ(t))]$$
 (5)

where
$$Q(t) = \int J_1 dt$$

We then fitted the experimental $n_s(t)$ data, obtained from the sheet conductance deconvolution procedure, with eq. 5, where the experimental values of J_L were used to evaluate Q. As can be observed in Fig. 2 a very good agreement with the model is found for N_s =3.34x10¹² cm⁻² for stressing at V_g =-25 V and N_s =4.6x10¹² cm⁻² for stressing at V_g =-35 V. This confirms that the interface state generation is driven by the simultaneous injection of hot-holes (from the semiconductor active layer) and electrons (from the gate electrode), representative of the gate leakage current. In particular, the interface state generation mechanism could be explained in terms of electron-hole recombination at the insulator/semiconductor interface, as proposed by Lai¹⁷). Strained Si-O bonds at the insulator/semiconductor interface can be broken by the energy released by the electron-



Fig. 3: Gate leakage current versus stressing time measured for two different bias-stress conditions: V_g =-25V and V_{ds} =20V (continuous line); V_g =-35V and V_{ds} =20V (dashed line).

hole recombination process and, subsequently, the O-atom can move to a lower strain position¹⁷). We note that during the electron-hole recombination process, occurring at the Si/SiO₂ interface, the energy released could be of the order of the SiO₂ band gap, since the hot-hole would be trapped first on Si-O strained bond and subsequently recombined with and electron injected into the SiO₂ conduction band from the polysilicon gate. Alternatively, the interface states could be generated by the breaking, induced by the energy released by the electron-hole recombination, of Si-H bonds¹⁸), formed at the interface during post-metallization anneal. Both processes produce singly occupied silicon dangling bonds, that act as acceptor-like interface states. The precise determination of the microscopic mechanism behind the interface state generation is, however, beyond the scope of this work.

4. CONCLUSIONS

The evolution of interface state creation, induced by hothole injection, has been quantitatively studied in n-channel polysilicon TFTs. The generation mechanism has been observed to be driven by the simultaneous injection of hotholes (from the semiconductor active layer) and electrons (from the gate electrode). In this framework, we have proposed a new model for the kinetics of interface state formation that closely links the interface state generation to the measured gate leakage current. This model has been shown to fit very well the time evolution of the interface states, as determined by the variation of the sheet conductance of the damaged region close to the drain.

References

1) L.Mariucci, A.Pecora, G.Fortunato, C.Reita, and P.Migliorato, Microelectronic Engineering **19** (1992) 109.

2) M. Hack, A. G. Lewis and I. W. Wu, IEEE Trans. Electron Devices **ED-40** (1993) 890.

3) G. Fortunato, A. Pecora, G. Tallarida, L. Mariucci, C. Reita and P. Migliorato, IEEE Trans. Electron Devices <u>ED-</u><u>41</u> (1994) 340.

4) G. Fortunato, G. Tallarida and A. Pecora, Solid State Phenomena <u>37-38</u> (1994) 583.

5) A. Pecora, G. Tallarida, G. Fortunato, L. Mariucci, C. Reita and P. Migliorato, IEE Proc.-Circuits Devices Syst., **141** (1994) 33.

6) J.R. Ayres and N.D. Young, IEE Proc.-Circuits Devices Syst. <u>141</u> (1994) 38.

7) M.S.Rodder, and D.A.Antoniadis, IEEE Trans. Electron Devices ED-34 (1987) 1079.

8) M.Rodder, IEEE Electron Device Lett. 11 (1990) 346.

9) G. Fortunato, A. Pecora, G. Tallarida, C. Reita, M. Quinn and P. Migliorato, Proc. of 24th ESSDERC, Edinburgh 11-15 Sept. 1994, 585.

10) G. Tallarida, A. Pecora, G. Fortunato, F. Plais, P. Legagneux, T. Kretz and D. Pribat, J. non-crystalline Solids, in press.

11) D. Pribat, F. Plais, P. Legagneux, T. Kretz, R. Stroh, O. Huet, C. Walaine and M. Magis, Rev. Tech. THOMSON-CSF <u>26</u> (1994) 73.

12) M.L. Reed and J.D. Plummer, J. Appl. Phys. <u>63</u> (1988) 5776.

13) F. Plais, P. Legagneux, T. Kretz, R. Stroh, O. Huet and D. Pribat, Mat. Res. Soc Proc. <u>345</u> (1994) 87.

14) A.Schwerin, W.Hänsch, and W.Weber, IEEE Trans. Electron Devices **ED-34** (1987) 2493.

15) P.P. Apte and K. C. Saraswat, IEEE Electron Device Letters 14 (1990) 512.

16) H. Uchida and T. Ajioka, Appl. Phys. Lett. <u>51</u> (1987) 433.

17) S.K. Lai, J. Appl. Phys. 54 (1983) 2540.

18) C. Hu, S. Tam, F. Hsu, P. Ko, T. Chan and K. W. Terrill, IEEE Trans. Electron Devices **ED-32** (1985) 375.