# A Comparative Study of Interface Trap Induced Drain Leakage Current in Various n-MOSFET Structures

### Tahui Wang, T.E. Chang, L.P. Chiang and C. Huang\*

Department of Electronics Engineering, Institute of Electronics, National Chiao-Tung University \*Technology Development Dept., Macronix International Co. Hsin-Chu, Taiwan, R.O.C.

Various drain leakage current mechanisms via hot carrier stress generated interface traps are modeled and characterized in a  $0.5\mu$ m LATID n-MOSFET and a  $2.0\mu$ m S/D n-MOSFET. Both of electron and hole tunneling and thermionic emission are considered. In a band-trap-band tunneling dominant condition, a B<sub>it</sub> about 13MV/cm was obtained in the LATID MOSFET while a B<sub>it</sub> of 25MV/cm was extracted in the S/D MOSFET structure. The variation of the B<sub>it</sub> suggests a different tunneling barrier height in the two structures.

# I. Introduction

Vertical tunneling in thin gate oxide MOSFET's (GIDL) has been long recognized to be a major drain leakage mechanism in off-state MOSFET's [1]. As the device dimension is continually scaled down, the lateral field enhanced tunneling may also play an important role in the drain leakage current in some MOSFET structures. Recently, it has been shown that the drain leakage is seriously worsened due to hot carrier stress generated interface traps [2,3]. In our earlier work, an interface trapassisted tunneling and thermionic emission model [4] has been developed to evaluate an increased drain leakage current after hot carrier stress. In the model, a complete band-trap-band leakage path is formed at the Si/SiO2 interface by hole emission from interface traps to a valence band and electron emission from interface traps to a conduction band. Both hole and electron transitions are carried out through quantum tunneling or thermal excitation. Fig. 1 shows the various carrier transition processes schematically. At a low drain-to-gate bias (Vdg), our model reduces to the well-known Shockley-Read-Hall (SRH) theory and thermal generation of



Fig. 1 Various electron and hole transition mechanisms through interface traps.

electron-hole pairs is dominant. As  $V_{dg}$  increases, a thermionic-field emission mechanism, or the so-called band-to-defect model proposed by Hori [5], becomes a major leakage path. At a sufficiently large  $V_{dg}$ , band-trapband tunneling holds responsible for a drain leakage.

#### **II.** Device Structures

Two types of device structures, a  $0.5\mu$ m LATID n-MOSFET and a  $2.0\mu$ m conventional S/D n-MOSFET were fabricated to manifest the drain leakage characteristics in two limits; The gate oxide thickness of the  $0.5\mu$ m LATID is 150Å and thus the lateral field is stronger in the interface trap generation region. On the other side, the thickness in the 2.0 $\mu$ m S/D structure is chosen to be 90Å to demonstrate the vertical field induced tunneling characteristics. To obtain a maximum interface trap generation rate [6], we adopt a maximum substrate current stress method.

#### **III.** Results and Discussions

In order to evaluate various transition process shown in Fig. 1, possible combinations of a drain leakage path are listed in Table 1 which include hole tunneling followed by electron tunneling (Itt), hole tunneling followed by electron thermionic emission (Itg), hole thermionic emission followed by electron tunneling (Igt), and hole thermionic emission followed by electron thermionic emission (Igg). These four components of the drain leakage current in the off-state S/D MOSFET are characterized and modeled in Fig. 2. Also indicated in the figure are the dominant regions of the two-step tunneling, the thermionic field emission and the SRH thermal generation, respectively. The feature of the measured current (solid curve) matches the calculated characteristics well. Furthermore, in the two-step tunneling dominant condition in Fig. 2, it can be shown that the increased drain leakage current due to interface traps can be adequately described by [4]

$$\Delta I_d = Aexp(-B_{it}(E_t)/F) \tag{1}$$

$$B_{il}(E_l) = \frac{4}{h} (2m_n)^{1/2} \quad \frac{(E_c - E_l)^{5/2}}{3q} \tag{2}$$

Hole transition	Electron transition	Leakage current component
Tunnel	Tunnel	$\Delta \mathbf{I}_{tt}$
Tunnel	Thermal	$\Delta I_{tg}$
Thermal	Tunnel	$\Delta I_{gt}$
Thermal	Thermal	$\Delta I_{gg}$

 Table 1
 Various interface trap-assisted leakage components.



Fig. 2 Comparison of various leakage components in the S/D MOSFET.

$$E_t = \frac{E_v + (F_l/F)^{2/3} E_c}{1 + (F_l/F)^{2/3}}$$
(3)

where A is proportional to the interface trap density,  $F_l$  is a lateral field, F is a total field, and  $E_t$  is the energy level of interface states which are most effective in the bandtrap-band tunneling process. It should be pointed out that if the lateral field is much greater than the vertical field, the theoretically lower limit of  $B_{it}$  is about 13 MV/cm and the corresponding  $E_t$  is  $0.5(E_c+E_v)$ . In the other extreme, if the vertical field is much larger than the lateral field,  $B_{it}$  has a maximum value of 36MV/cm which is the same as the GIDL [4]. Fig. 3 shows the drain leakage currents before and after hot carrier stress in the two structures. The additional drain leakage current through the band-trap-band leakage path is shown in Fig. 4. The reader should be reminded that the two-step tunneling is a dominant leakage mechanism in the bias condition in Fig. 4. The measured and calculated Bit versus gate bias are shown in Fig. 5. In the LATID structure, the lateral field is dominant and thus its Bit is close to the theoretically lower limit. In the S/D structure, the vertical field is larger in the interface trap region. Therefore, the vertical field induced tunneling is dominant and the Bit reaches a higher value, as shown in Eq. (2). In reality, the Bit reflects a potential barrier height in tunneling and the measured Bit obtained in the LATID MOSFET is an evidence of midgap trap assisted tunneling. Moreover, we shift the interface distribution Nit along the channel in the LATID structure to investigate the sensitivity of the Bit to the interface trap position. The result is shown in Fig. 6. There exists a window in which the Bit is almost unchanged. This suggests that once the generated interface traps are located in the window, a theoretically lower limit of the Bit should be obtained.



Fig. 3 Measured drain leakage currents before and after hot carrier stress (a) LATID (b) S/D.

### Acknowledgement

The authors would like to acknowledge financial support from the National Science Council (NSC84-2215-E009-006).

## References

- J. Chen, T.Y. Chan, P.K. Ko, and C. Hu, IEEE Electron Device Lett. <u>8</u> (1987), 515.
- [2] C. Duvvury, D.J. Redwine, and H.J. Stiegler, IEEE Electron Device Lett. 2 (1988) 579.
- [3] G.Q. Lo, A.B. Joshi, and D-L, Kwong, IEEE Electron Device Lett. <u>12</u> (1991), 5
- [4] T. Wang, T.E. Chang, and C. Huang, IEDM Tech. Dig. (1994) 161
- [5] T. Hori, Symp. VLSI Tech. (1990), 69
- [6] B. Doyle, M. Bourcerie, J.C. Marchetaux and A.Boudou, IEEE Trans. Electron Devices, <u>37</u> (1990) 744



Fig. 4 Measured and calculated additional drain leakage due to interface traps (a) LATID (b) S/D.





