

Invited**Deposition and Characterization of Silicon-Germanium Alloy Thin Films on Oxide****Rafael Reif****Microsystems Technology Laboratories****Massachusetts Institute of Technology****Cambridge, MA 02139**

Polycrystalline silicon-germanium ($\text{Si}_{1-x}\text{Ge}_x$) alloy films are a novel class of electronic materials for use in thin-film transistors (TFTs) and other thin film applications. This paper summarizes the development of a deposition technology for $\text{Si}_{1-x}\text{Ge}_x$ alloy thin films on oxide and the structural and electrical properties of the resulting polycrystalline $\text{Si}_{1-x}\text{Ge}_x$ films.

$\text{Si}_{1-x}\text{Ge}_x$ alloy thin films have been formed on oxide-coated Si substrates by Plasma-Enhanced Very-Low-Pressure Chemical Vapor Deposition (PE-VLPCVD). The deposition of polycrystalline films by the pyrolysis of SiH_4 and GeH_4 gases at temperatures $\leq 600^\circ\text{C}$ has been accomplished by two methods: thermal growth on a thin Si buffer layer (VLPCVD) and plasma-enhanced deposition on oxide (PE-VLPCVD). In both cases, the incorporation of Ge into the polycrystalline film increases rapidly with gas ratio of $\text{GeH}_4/(\text{SiH}_4 + \text{GeH}_4)$, and $\text{Si}_{1-x}\text{Ge}_x$ growth rates as well as grain sizes increase with Ge content. Furthermore, for both modes of deposition, the transition temperature between polycrystalline and amorphous deposition is lower for $\text{Si}_{1-x}\text{Ge}_x$ than Si, an effect consistent with the lower melting point of Ge compared to Si. On the other hand, compared

to thermal growth, plasma-enhanced deposition of poly- $\text{Si}_{1-x}\text{Ge}_x$ leads to smaller grain sizes but benefits from the effects of plasma in promoting higher growth rates and decreased amounts of carbon and oxygen contamination in the films. Plasma-enhanced deposition also results in direct deposition of poly- $\text{Si}_{1-x}\text{Ge}_x$ onto oxide as well as improved structural film properties such as smoother surface morphology and a more columnar, {220}-dominant grain texture.

To address the decreased grain sizes in plasma-deposited poly- $\text{Si}_{1-x}\text{Ge}_x$ films, two post-deposition processing techniques were explored: low-temperature plasma deposition of amorphous $\text{Si}_{1-x}\text{Ge}_x$ with subsequent crystallization, and amorphization of poly- $\text{Si}_{1-x}\text{Ge}_x$ by Si^+ implantation with subsequent recrystallization. Deposition by PE-VLPCVD of amorphous $\text{Si}_{1-x}\text{Ge}_x$ followed by a crystallization anneal in N_2 at 600°C forms poly- $\text{Si}_{1-x}\text{Ge}_x$ films having even smoother surface morphologies compared to plasma-deposited poly- $\text{Si}_{1-x}\text{Ge}_x$ films, with grain sizes enlarged by an order of magnitude and a weak {111} grain texture typical of thermally grown poly-Si films. Hydrogen that is incorporated during plasma deposition of amorphous $\text{Si}_{1-x}\text{Ge}_x$ films at 400°C

evolves completely during the crystallization process without disrupting the smooth surface morphology. Crystallization of plasma-deposited amorphous $\text{Si}_{1-x}\text{Ge}_x$ films occurs faster for films with higher Ge contents. Similarly, the converse process of amorphization by Si^+ implantation occurs at lower doses for poly- $\text{Si}_{1-x}\text{Ge}_x$ films than for poly-Si. Recrystallization of Si^+ implant-amorphized poly- $\text{Si}_{1-x}\text{Ge}_x$ films at 600°C results in a modified polycrystalline $\text{Si}_{1-x}\text{Ge}_x$ film with surface morphologies not quite as smooth as amorphous-crystallized films but with the largest observed grain sizes, up to $1.3\mu\text{m}$ in 25% Ge films of 1000\AA thickness.

The effects of Ge on the electrical properties of dopant-implanted poly- $\text{Si}_{1-x}\text{Ge}_x$ films were also studied. Van der Pauw structures were fabricated using structurally optimized poly- $\text{Si}_{1-x}\text{Ge}_x$ films with a maximum process temperature of 600°C . Hall effect measurements of heavily doped poly- $\text{Si}_{1-x}\text{Ge}_x$ films with $x \leq 20\%$ suggest that Ge enhances phosphorus segregation at grain boundaries whereas it enhances the activation of carriers from boron dopants. Hall mobilities in both n-type and p-type poly- $\text{Si}_{1-x}\text{Ge}_x$ films increase as functions of Ge content; the Hall mobility in an n-type poly- $\text{Si}_{0.80}\text{Ge}_{0.20}$ film is $50\text{ cm}^2/\text{V}\cdot\text{sec}$. Results from temperature-dependent resistivity measurements of doped poly- $\text{Si}_{1-x}\text{Ge}_x$ films ($x \leq 0.20$) indicate that conduction occurs by thermionic emission of free carriers over potential barriers at grain boundaries. For n-type films, poly- $\text{Si}_{1-x}\text{Ge}_x$ resistivities

are comparable to that of poly-Si, with similar grain boundary barrier heights; p-type poly- $\text{Si}_{1-x}\text{Ge}_x$ films, on the other hand, have lower resistivities than p-type poly-Si with potential barrier heights that decrease dramatically with Ge content. At lower dopant concentrations, the improvements in poly- $\text{Si}_{1-x}\text{Ge}_x$ resistivities become more pronounced; at higher dopant concentrations, conduction becomes limited by scattering within the grains.

Top-gate self-aligned poly- $\text{Si}_{0.82}\text{Ge}_{0.18}$ thin-film transistor devices (TFTs) were fabricated with a maximum process temperature of 620°C . Prior to hydrogenation, n-MOS and p-MOS poly- $\text{Si}_{1-x}\text{Ge}_x$ TFTs exhibit poorer device characteristics compared to poly-Si control TFTs in terms of on/off current ratios, threshold voltages, subthreshold slopes, and leakage currents. One promising feature of the $\text{Si}_{1-x}\text{Ge}_x$ devices, however, is that the p-MOS field-effect mobility is greater than the corresponding n-MOS mobility by almost an order of magnitude, consistent with the decreased potential barrier heights at grain boundaries observed in p-type compared to n-type poly- $\text{Si}_{1-x}\text{Ge}_x$ films. The process of plasma hydrogenation is effective at improving device characteristics, with $\text{Si}_{1-x}\text{Ge}_x$ TFTs responding just as well if not better to hydrogenation compared to Si TFTs. Passivation rates are similar for Si and $\text{Si}_{1-x}\text{Ge}_x$ TFTs in that the threshold voltages and subthreshold slopes have a faster response to hydrogenation compared to field-effect mobilities. Although device properties improve quite

dramatically, estimated grain boundary trap state densities extracted from transfer characteristics remain higher in $\text{Si}_{1-x}\text{Ge}_x$ than in Si and may be attributed to a high density of Ge dangling bonds at the gate dielectric interface. Once this interface is improved, the potential of poly- $\text{Si}_{1-x}\text{Ge}_x$ alloy materials can be better utilized for higher performance low-temperature-processed devices.

High-temperature processed poly-Si-capped poly- $\text{Si}_{0.9}\text{Ge}_{0.1}$ TFTs with thermal oxide were found to have the a mobility of $51 \text{ cm}^2/\text{V}\cdot\text{sec}$ for p-channel devices and $41 \text{ cm}^2/\text{V}\cdot\text{sec}$ for n-channel devices. This is compared to the hole mobility of $27 \text{ cm}^2/\text{V}\cdot\text{sec}$ and the electron mobility of $45 \text{ cm}^2/\text{V}\cdot\text{sec}$ for similarly processed poly-Si TFTs. Low-temperature processed poly- $\text{Si}_{0.88}\text{Ge}_{0.12}$ TFTs were also measured to have mobility of $35 \text{ cm}^2/\text{V}\cdot\text{sec}$ for holes and $28 \text{ cm}^2/\text{V}\cdot\text{sec}$ for electrons. This is compared to a hole mobility of $26 \text{ cm}^2/\text{V}\cdot\text{sec}$ and electron mobility of $29 \text{ cm}^2/\text{V}\cdot\text{sec}$ for similarly processed poly-Si TFTs.

References

- 1) J.A. Tsai, and R. Reif, Appl. Phys. Letters 66 (April 3, 1995) 1809-1811.
- 2) J.A. Tsai, A.J. Tang, T. Noguchi, and R. Reif, J. of the Electrochemical Soc. 142 (September 1995) 3220-3225.
- 3) J.A. Tsai, and R. Reif, Mat. Res. Soc. Symp. Proc. Vol. 317 (1994) 603-608.

- 4) A.J. Tang, J.A. Tsai, T. Noguchi, and R. Reif, Fall Meeting of the Electrochemical Soc. (October 10-14, 1994) Miami Beach, Florida.
- 5) A.J. Tang, J.A. Tsai, and R. Reif, 1995 IEEE Int. Electron Devices Mtg. (December 10-13, 1995) Washington, DC.
- 6) T.-J. King and K.C. Saraswat, IEEE Trans. Electron Devices 41 (Sept. 1994) 1581-1592.
- 7) T.-J. King, J.P. McVittie, K.C. Saraswat, and J.R. Pfiester, IEEE Trans. Electron Devices 41 (Feb. 1994) 228-232.
- 8) T.-J. King and K.C. Saraswat, IEEE IEDM Tech. Dig. (1991) 567-570.