# Effect of ECR CVD SiO<sub>2</sub> Film Deposition on Ferroelectric Properties of Pt/PZT/Pt Capacitor

Sejun Oh, In Seun Park, Byueng Hee Kim, Sang Min Lee, Jong Moon, Sang In Lee and Moon Yong Lee

Process Development 2 Team, Semiconductor R&D Center, Samsung Electronics Co., Ltd San #24, Nongseo-Ri, Kiheung-Eup, Yongin-Si, Kyungki-Do, Korea P.O.Box #37 Suwon 449-900

The influences of ECR CVD SiO<sub>2</sub> layer on ferroelectric properties of Pt/PZT/Pt capacitor were investigated. The increases of stress, deposition temperature, and thickness of SiO<sub>2</sub> layer induced the degradation of Pt/PZT/Pt capacitor. When the SiO<sub>2</sub> with the thicknesss of 15000 Å was deposited at the temperature of 200°C by using ECR CVD, it had the low stress of compressive  $3 \times 10^9$  dyne/cm<sup>2</sup>. The nonvolatile polarization of Pt/PZT/Pt capacitor at the area of  $100 \times 100 \,\mu$ m<sup>2</sup> was about  $9 \,\mu$ C/cm<sup>2</sup> and could be used as ILD and IMD of double metal FRAM device.

#### 1. Introduction

Recent developments in ferroelectric thin film technology have generated a significant interest ferroelectric materials in semiconductor for memory<sup>1)</sup>. Ferroelectric random access memory (FRAM) device has several merits, including the high speed operation, high write endurance and nonvolatility<sup>1)</sup>. However, its integration requires several difficult processes in the backend process after fabricating the Pb(Zr,Ti)O3 (PZT) capacitor; deposition of interlayer dielectric(ILD), metallization, etching and so on. The properties of Pt/PZT/Pt ferroelectric capacitor are very sensitive to those processes. Particularly, the ILD deposition can directly do damage on Pt/PZT/Pt capacitor because it directly contacts Pt/PZT/Pt capacitor. Recently, some researchers have reported the degradation of ferroelectric properties by the ILD process?). The ILD film of FRAM using Pt/PZT/Pt capacitor requires the following conditions; low hydrogen concentration, low stress, low thermal budget, and low plasma damage<sup>2)</sup>. It is well known that the silicon dioxide deposited by ECR CVD well satisfies these requirements. This paper attempts to investigate the influences of ECR CVD SiO<sub>2</sub> layer on the properties of Pt/PZT/Pt capacitor.

## 2. Experimentals

We made Pt/PZT/Pt capacitor and compared the ferroelectric properties before and after the ECR CVD SiO<sub>2</sub> deposition. The process flow for this study, shown in Figure 1, is as follow. At first, PZT films with the thickness of 2500 Å were prepared by the conventional sol-gel spin

coating method on Pt/Ti/SiO<sub>2</sub> (2700/300/1000 Å)<sup>3)</sup>. The top electrode Pt with the thickness of 2000 Å was deposited by sputtering. The capacitor with the area of  $100 \times 100 \,\mu\,\text{m}^2$  was fabricated plasma by the etching and postannealing under O2 ambient. The initial measurements such as hysteresis loop, remanent polarization, coercive field, fatigue and leakage current were done by utilizing RT6000S. The maximum applied voltage was 5V and fatigue measurement was done by applying 5V high.  $0.5 \,\mu \, \text{sec}$  wide square wave with 1MHz frequency. TiO<sub>2</sub> barrier layer with the thickness of 300Å was deposited before the ECR CVD SiO<sub>2</sub> deposition to prevent the interdiffusion between PZT and  $SiO_2$ . Then the  $SiO_2/TiO_2$ bilayer was removed by the oxide etchback. Final measurements were done on this capacitor. The effect of ECR CVD SiO<sub>2</sub> deposition was investigated by comparing the initial with final measurement. The investigation parameters were stress, deposition temperature, and thickness of SiO<sub>2</sub> layer. The stress of SiO<sub>2</sub> thin film was calculated from wafer curvature measured using FLEXUS.

#### 3. Results

Hysteresis loops and nonvolatile polarization degradation of Pt/PZT/Pt capacitor with and without the stress of SiO<sub>2</sub> are shown in Figure 2. The nonvolatile polarization was decreased by the compressive stress while the overall shapes of the hysteresis loops were not so much changed by the SiO<sub>2</sub> layer deposition. However, the stress did not change the coercive field and the leakage current, which are ~ 40 kV/cm and ~10<sup>-6</sup> A/cm<sup>2</sup> at 5V, respectively. Surprisingly, the the capacitor stressed by  $SiO_2$  was not so much fatigued after  $10^9$  cycles and fatigued only a little even after  $10^9$  cycles in comparison to the unstressed capacitor.

Figure 3 shows the variations of electrical property of Pt/PZT/Pt capacitor, according to the SiO<sub>2</sub> deposition temperature. Although the shapes of the hysteresis loops were changed by the high temperature deposition, the nonvolatile polarization was decreased as the deposition temperature was increased. Particularly the ferroelectric properties of PZT were much degraded and the remanent polarization was dropped below  $5 \mu C/cm^2$ , when the SiO<sub>2</sub> was deposited above 300°C. The fatigue curves were similar to that of Figure 2, except the case at high temperature deposition of SiO<sub>2</sub>.

The variations of ferroelectric properties of Pt /PZT/Pt capacitor with respect to SiO<sub>2</sub> thickness are shown in Figure 4. When the SiO<sub>2</sub> thickness was 20000 Å, the effect of SiO<sub>2</sub> thickness on the polarization was much serious. The nonvolatile polarization in the case with 20000 Å thickness was abruptly dropped after 10<sup>9</sup> cycles, while others were similar to that of Figure 2.

In order to cure the ferroelectric properties of Pt/PZT/Pt capacitor degraded by the stress of SiO<sub>2</sub>, we annealed the damaged capacitor at  $450^{\circ}$  for 30 min under O<sub>2</sub> ambient, which is shown in Figure 5 and Figure 2(a). When we annealed the capacitor degraded by the stress of  $-3.5 \times 10^9$  dyne/cm<sup>2</sup> (solid line of Figure 5( a)), the hysteresis loop was recovered(dashed line of Figure 5(a)). The post annealing of the capacitor covered by SiO<sub>2</sub> showed the remanent polarization(solid line Figure 5(b)) of comparable to that before SiO<sub>2</sub> deposition. The circle of Figure 2(b) shows the open recovering of the ferroelectric properties of Pt/ PZT/Pt capacitor by the post annealing, too.

It has shown that the ferroelectric properties of Pt/PZT/Pt capacitor is critically dependent on the deposition condition of SiO<sub>2</sub> by using ECR CVD. We may explain those results from the stress of SiO<sub>2</sub> film and the exposure of PZT under H<sub>2</sub> ambient. H<sub>2</sub> ambient can be generated by the decomposition of source gas( SiH<sub>4</sub>) during the plasma processing. However, we can overcome those problems, since ECR CVD has a merit of lower temperature processing.

### 4. Conclusions

We studied the influences of ECR CVD  $SiO_2$ layer on the ferroelectric properties of Pt/PZT/ Pt capacitor. The increases of the stress, deposition temperature, and thickness of SiO<sub>2</sub> layer induced the degradation of Pt/PZT/Pt capacitor, especially nonvolatile polarization. The deposition at the higher temperature than 250℃ caused the severe damage to Pt/PZT/Pt capacitor by the H<sub>2</sub> annealing effect during the deposition, H<sub>2</sub> being generated from the source gas(SiH<sub>4</sub>) decomposition during the SiO<sub>2</sub> deposition. ECR CVD SiO<sub>2</sub> with the thickness of 15000 Å which is deposited at the temperature of 200°C was suitable as ILD and IMD of double metal FRAM device. The nonvolatile polarization of Pt/PZT/Pt capacitor at the area of  $100 \times 100 \,\mu\,\text{m}^2$  was about  $9\,\mu\,\text{C/cm}^2$ . The coercive field and leakage current were not changed by the ECR CVD SiO<sub>2</sub> deposition, which were ~ 40 kV/cm and ~  $10^{-6}$  A/cm<sup>2</sup>, respectively.

### 5. Acknowledgement

The authors thank Dr. C.Y. Yoo and C.S. Hwang for their helpful discussions.

#### 6. References

N.Tanabe, et al, VLSI tech Dig., (1995) 123
K.Ishihara et al, Integ. Ferro., (1995) 301
J.R.Schifko et al, ibid, (1995) 121

3) Y.Nakao et al, ibid, (1995) 23; references therein.



 The fabrication of Pt/PZT/Pt capacitor on Ti/ SIO<sub>2</sub> and initial measurement
SIO<sub>2</sub>/TIO<sub>2</sub> deposition

- ③ etchback of SIO<sub>2</sub>/TIO<sub>2</sub> bilayer
- ④ final measurement

Figure 1. Process flow to investigate the effect of ECR CVD SIO<sub>2</sub> deposition on Pt/PZT/Pt capactior.



Figure 2. The ferroelectric properties of Pt/PZT/Pt capacitor degraded by the stress of ECR CVD  $SIO_2$ ; (a) hysteresis loops, (b) nonvolatile polarization, (c) leakage currents and (d) fatigue curves.



Figure 3. The ferroelectric properties of Pt/PZT/Pt capacitor according to ECR CVD SIO<sub>2</sub> deposition temperature; (a) hysteresis loops, (b) nonvolatile polarization, (c) leakage currents and (d) fatigue curves.



Figure 4. The ferroelectric properties of Pt/PZT/Pt capacitor according to ECR CVD SIO<sub>2</sub> deposition thickness; (a) hysteresis loops, (b) nonvolatile polarization, (c) leakage currents and (d) fatigue curves.



Figure 5. The O<sub>2</sub> anneal effect of Pt/PZT/Pt capacitor degraded by ECR CVD SIO<sub>2</sub> deposition ; (a) 450  $^{\circ}$ C 30min anneal under O<sub>2</sub> amblent after the etchback of SIO<sub>2</sub>, (b) 450  $^{\circ}$ C 30min anneal under O<sub>2</sub> amblent before the etchback of SIO<sub>2</sub>.