Reduction of Junction Leakage Current Variation in MeV P Implant

T. Hayashi, K. Hamada, K. Miyoshi, N. Nishio, and S. Saito

ULSI Device Development Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-11, Japan Phone: +81-427-71-0747, Fax: +81-427-71-0938, E-mail: thayashi@lsi.tmg.nec.co.jp

1.Introduction

MeV implantation is useful to form a retrograde well and a bipolar buried layer. However, anomalous increased leakage current was observed, when P ions were implanted at 0.7-3MeV with 1×10^{14} cm⁻², followed by furnace annealing[1]. This reason was identified by cross-sectional transmission electron microscopy (TEM) measurement [2] which showed the rod-like defect extended to the surface. Rapid thermal anneal (RTA) is effective to decrease the junction leakage current [2]. However, the problem is variation of junction leakage current in a wafer. This paper reports on the origin of the variation in junction leakage current and also reduction conditions of the variation when P ions were implanted at 1MeV with 1×10^{14} cm⁻².

2. Experimental

After LOCOS formation, 1MeV P ions were implanted at the dose of 1×10^{14} cm⁻² in p-(100) Si substrates. RTA was carried out for 30 seconds at a temperature of 1000-1150°C with a ramp-up rate of 100-400°C/sec. BF₂ ions were implanted at 30keV with 3×10^{15} cm⁻², followed by annealing at 900°C for 10 minutes to fabricate p/n diodes. Junction leakage current was measured using p/n diodes with a area of 500um, and the defects were evaluated by crosssectional TEM measurement.

3.Results and Discussion

Figure 1 shows average junction leakage current at bias voltage of -5V, when RTA was carried out at a temperature ranging from 1000 to 1150°C for 30 seconds with ramp-up rate of 200°C/sec. Average junction leakage current decreased at temperatures above 1050°C. However, the variation of junction leakage current is extremely large at 1050°C, as shown in Fig. 2. Typical feature for the variation of junction leakage current is the kink observed at a reverse bias voltage between -2 and -8V. Figure 3 shows the frequency of junction leakage current at -5V, obtained from 53 chips/wafer, using the same sample as Fig.2. The variation of junction leakage current was observed in about 30% chips in wafers. Figure 4 shows the standard deviation of junction leakage current at -5V for a ramp-up rate of 200 and 400°C/sec. Standard deviation of junction leakage current strongly depends on the annealing temperature and ramp-up rate, and it decreases according to the increase of annealing temperature and/or ramp-up rate. Standard deviation less than 20% was obtained at annealing temperature of 1100 and 1150°C for ramp-up rate of 400 and 200°C/sec, respectively.

In order to clarify the origin of the kink in junction leakage current, the cross-sectional TEM measurement was carried out in the diodes with the kink in I-V curves, as shown in Fig. 2. Figures 5(a) and (b) show the crosssectional TEM micrographs of the diodes with and without the kink in I-V curves, respectively. The defect observed in Fig.5 is identified to be dislocations which lay on an {110} Si plane . This dislocation was created from projective range (Rp) of P ions up to the depth of about 0.5um from the surface. Thus, this dislocation does not extend to the surface. The I-V curve indicates the kink at bias voltage of -4V, which corresponds to the depth of the dislocation position, measured by TEM. However, dislocation with small size existed around the Rp region as shown in Fig.5(b), when the kink was not observed in I-V curves.

Figure 6 summarizes the regions to show high junction leakage current, kink creation and low junction leakage current. At temperature below 1000°C, leakage current was high. At mediate region, kink was observed in I-V curves and variation was high, although the average current was low. At high temperature region, this is the only region to show the low leakage current with small variation. This result indicates that small variation is obtained at lower temperature for higher ramp-up rate. This seems to be caused by the competitive phenomenon between the defect formation related to diffusion of point defects during rampup in RTA and the anneal out of dislocation at maximum temperature in RTA. When RTA is carried out at higher temperature, dislocation size can be reduced. By increasing the ramp-up rate in RTA, dislocation size becomes smaller because of shorter time for dislocation formation. Therefore, dislocation can be annealed out or shortened at lower temperature, when ramp-up rate becomes higher.

These results indicate that ramp-up rate in RTA is very important for the defect formation.

4.Conclusion

The variation of junction leakage current was investigated, when P ions were implanted at 1MeV with 1×10^{14} cm⁻². TEM measurement suggests that the origin of variation of leakage current is dislocation created from Rp of P ions to the depletion layer. The variation less than 20% can be obtained by RTA at high temperature (1100°C) with high ramp-up rate (400°C/sec).

Acknowledgements

The authors would like to thank S.Sakai for TEM measurement. They also thank Drs. O.Mizuno, K.Okada, N.Endo and K.Ikeda for encouragement.

References

[1]T.Kuroi, S.Komori, H.Miyatake, K.Tukamoto and Y.Akasaka, Extended Abstracts of the 1990 Conf. of Solid State Devices and Materials, Sendai, 1990, 441.

[2]K.Hamada, N.Nishio and S.Saito, Materials Research Society Symposium Proceedings, Ion Solid Interactions for Materials Modification and Processing, Boston, 1996, 739.



Figure 1 Average junction leakage current at -5V by RTA at temperatures of 1000 to 1150°C for 30 seconds with ramp-up rate of 200°C/sec.







Figure 2 I-V characteristics of p+/n diodes in 53 chips/wafer at 1050°C for 30 seconds with ramp-up rate of 200°C/sec.



Figure 4 Standard deviation of junction leakage current at -5V.



(a) (b)
Figure 5 Cross-sectional TEM micrographs of diodes, with(a) and without(b) the kink in I-V curves.

Figure 6 Summary of junction leakage current.

(um)