## Invited

# Single-Electron Simulators for High and Low Level Analyses

# M. Fujishima, S. Amakawa and K. Hoh

VLSI Design and Education Center, The University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113, Japan Phone: +81-3-3812-2111, FAX: +81-3-5802-8606, E-mail: fuji@ee.t.u-tokyo.ac.jp

#### 1. Introduction

Single-electron devices are promising candidates for the elements of future ultradense low power integrated circuits. The need for computer-aided analysis and design of single-electron circuits has long been recognized [1]. Low-level simulators are useful for analyzing a single device or small scale circuits with precision. For the analysis of large scale circuits, a higher-level simulator that uses simplified device models and offers high-speed simulation is required. In this article we introduce our singleelectron circuit simulators: an advanced lower-level simulator and a novel higher-level simulator.

2. Low-Level Simulator — ESS

Transient Analysis Our low-level simulator, named "ESS" (Extended Single-electron Simulator), concentrate on circuits consisting of tunnel junctions, capacitors and voltage sources [2]. When a charge state is represented with a vector as  $\boldsymbol{n} = {}^{t}(n_1, n_2, \cdots)$ , it is straightforward to obtain the following master equation [3]

$$\frac{\mathrm{d}}{\mathrm{d}t}P_{\boldsymbol{n}} = \sum_{\boldsymbol{m}} \Gamma_{\boldsymbol{n}\boldsymbol{m}}P_{\boldsymbol{m}} - \sum_{\boldsymbol{m}} \Gamma_{\boldsymbol{m}\boldsymbol{n}}P_{\boldsymbol{n}}, \qquad (1)$$

where  $\Gamma_{mn}$  is the transition rate from the state n to the state m, subject to  $\sum P_n(t) = 1$ . Cotunneling [4] is incorporated into ESS to describe the small deviation from the semiclassical orthodox theory, utilizing the expression of Fonseca *et al.* [5]. Equation (1) can be written in a matrix form with the probability vector  $\mathbf{P} = {}^t(P_n, P_m, \cdots)$  and the rate matrix  $\Gamma$  as

$$\frac{\mathrm{d}}{\mathrm{d}t}\boldsymbol{P} = \boldsymbol{\Gamma}\boldsymbol{P}.\tag{2}$$

ESS solves the master equation using a state reduction technique similar to that proposed by Fonseca *et al.* [5]. It starts a transient simulation from a certain state specified by the user and state probabilities are iteratively calculated with Eq. (2) with dynamically resizing P and  $\Gamma$  as needed.

An Efficient Steady-State Analysis The major limitations of the Monte Carlo method are the improper handling of rare events [6] and the slow convergence. The master equation, on the other hand, can be solved only when states to be considered are determined in advance. ESS chooses necessary charge states using the Monte Carlo search [7] to traverse frequently occupied charge states and calculates state probabilities from the master equation. To search rare states, possible transition paths are tracked down recursively after the Monte Carlo search. The advantage of our new algorithm is demonstrated in Fig. 1. It shows the gate-voltage dependence of the current of a Single-Electron Transistor (SET).

Visualization of State Probabilities The solution of the master equation (2) is a set of probabilities which are usually used to calculate ensemble average of physical quantities such as voltage. An ensemble average, however, does not necessarily coincide with what is actually observed. To make it easier to grasp the behavior of a circuit intuitively, we develop a graphical tool that visualizes the probabilities of charge states, where the output is drawn so that voltages for probable states look thick and those for improbable states look thin. Figure 2 shows simulations of a three-stage ring oscillator composed of Tucker's inverters. A Monte Carlo simulation, Fig. 2 (a), predicts significant fluctuation of the oscillation frequency although the oscillation is being sustained. The average output voltage obtained by the master equation, on the other hand, quickly decays as shown in Fig. 2 (b) due to the frequency fluctuation, while the oscillation amplitude is maintained as shown in the state probabilities of Fig. 2 (c).

## 3. High-Level Simulator — SET-SPICE

The low-level simulator of single electron circuits requires too much computation time to simulate large scale circuits. To investigate single-electron circuits for real applications, a higher-level circuit simulator is required. We have developed a SET device model to incorporate into SPICE, named "SET-SPICE" [8]. The key strategy is to calculate node voltages from each SET's I-V characteristics and not to treat SETs as tunnel-junction networks. Besides, the incorporation of a SET device model into SPICE has no impact on other devices built into SPICE, so that SET-SPICE can simulate circuits consisting of SETs and MOSFETs. SET-SPICE can correctly handle the circuits which satisfy (i) SET is the only device that contains tunnel junctions, and (ii) all SETs are connected to circuit nodes with large capacitances to ensure small charging energy per electron except on the central nodes of SETs. I-V characteristics of a SET is calculated using the steady-state master equation where only n most probable states are considered. The state of a SET can be calculated independently of those of the other SETs in a circuit under the condition (ii). Although SET-SPICE performs simulation based on the steady-state characteristics of SETs, its transient analysis is also valid because the changes in voltage accompanying each tunneling event are small, and each SET quickly settles into a steady state under the condition (ii). As shown in Fig. 3, SET-SPICE is much faster than that solving the timedependent master equation and the Monte Carlo simulation. Figure 4 (a) shows a test circuit for a co-simulation of SETs and MOSFETs and the simulation results are shown in Fig. 4 (b).

### 4. Conclusion

We have developed a low-level simulator, ESS, capable of simulating circuits of arbitrary topology consisting of tunnel junctions, capacitors and voltage sources, taking arbitrary order of cotunneling into consideration. With respect to the high-level simulation, we have introduced SET-SPICE, the SPICE circuit simulator with a SET device model. SET-SPICE performs dc analysis very fast and accurately and carries out transient simulation as well. Another advantage of SET-SPICE is its ability to simulate circuits consisting of SETs and MOS-FETs. Proposed two simulators will be useful for various analyses of the integration of SETs and MOSFETs in the real-world applications.

#### Acknowledgment

This work is supported by the Grant-in-Aid "Single Electron Devices and Their High Density Integration" from the Ministry of Education, Science, Sports and Culture, Japan.

#### References

- [1] Averin, D.V. and Likharev, K.K.: Single Charge Tunneling, Grabert, H. and Devoret, M.H. eds., Plenum Press, New York (1992).
- Amakawa, S., Majima, H., Fukui, H., Fujishima, M. [2]and Hoh, K .: submitted to IEICE Trans. Electron.
- Tamura, H. and Hasuo, S.: J. Appl. Phys., 62, 7, [3] p.3036 (1987).
- [4] Averin, D.V. and Odintsov, A.A.: Phys. Lett. A, 140, 5, p.251 (1989).
- [5] Fonseca, L.R.C., Korotkov, A.N., Likharev, K.K. and Odintsov, A.A.: J. Appl. Phys., 78, 5, p.3238 (1995).
- [6] Phillips Jr., A. and Price P.J.: Appl. Phys. Lett., 30, 10, p.528 (1977).
- [7] Wasshuber, C. and Kosina, H.: Technical Program of Int. Conf. on Simulation of Semiconductor Processes and Devices, p.135 (1996).
- [8] Majima, H., Amakawa, S., Fujishima, M. and Hoh, K.: Technical Digest of Silicon Nanoelectronics Workshop, p. 40 (1997).



Fig. 2. Simulations of a threestage ring oscillator composed of Tucker's inverters. (a) Monte Carlo method. (b) Average output voltage. (c) Voltage distribution weighted with state probabilities.  $C_1 = 1$  aF,  $C_{out} =$ 0.36 fF,  $R_i = 5 M\Omega$  and T = 0 K. Fifteen electrons make full logic swing.



Cotunneling is ignored. (b) Two-electron cotunneling is considered.

Fig. 4. (a) A test circuit for a SET-MOSFET co-simulation. (b) The input and output waveforms. While the single-electron NAND gate can drive a load capacitance of only 0.2 fF at this speed, the CMOS buffer can drive no less than 10 pF. The gate capacitor of the first inverter ( $\sim 0.19$  fF) is substituted for the load capacitor connected to the output of the NAND gate.  $C_{\rm L} = 0.16$  fF. Gate oxide thickness  $t_{\rm ox} = 5$  nm. Threshold voltages are  $\mp 10$  mV. Mobility  $\mu_{\rm p} = 200 \text{ cm}^2/\text{Vs}$  for pMOS and  $\mu_{\rm n} = 400 \text{ cm}^2/\text{Vs}$ for nMOS. Inverter 1: Gate length L = 50 nm, gate width  $W_{\rm p} = 0.4 \ \mu {\rm m}$  for pMOS and  $W_n = 0.2 \ \mu m$  for nMOS. Inverter 2:  $L = 50 \ nm$ ,  $W_p = 40 \ \mu m$  and  $W_n = 20 \ \mu m$ .





electron transistor. Our new algorithm that uses the master

equation in conjunction with Monte Carlo method gives accu-

rate result (dotted line) compared to the Monte Carlo method

alone (solid line). The Monte Carlo simulation is run for the

duration of 1000 tunneling events. Cotunneling is taken into

300

consideration.