

Improvement of Reliability of MOSFET's with N₂O Nitrided Gate Oxide and N₂O Polysilicon Gate Reoxidation

Chao Sung Lai, T. S. Chao, Tan Fu Lei¹, Cheng Len Lee¹, T. W. Huang, C. Y. Chang¹

National Nano Device Laboratory, Hsinchu, Taiwan, R. O. C.

Phone : 886-3-5726100, Fax : 886-3-5713403, E-mail : cslai@ndl.nctu.edu.tw

¹Department of Electronics Engineering, National Chiao Tung University Hsinchu, Taiwan, R. O. C.

1. Introduction

The hot electron reliability is correlated to the gate oxide integrity near the polysilicon gate edge [1]. A damage phenomenon, edge damage, occurred near the drain and source junctions during gate polysilicon plasma etching [2]. It was reported that N₂O oxynitride poly-gate reoxidation process is effective in suppressing the reverse short channel effect (RSCE) without degradation the short channel behavior of the MOSFETs [3]. Therefore, polysilicon gate sidewall reoxidation is important for improving gate oxides. Recently, it is found that N₂O nitrided gate oxide is more robust than O₂ gate oxide in resisting the process-induced degradation. Also, to grow a thin oxide on the polysilicon-gate in N₂O ambient lessens the degradation on the underlying gate oxide than to grow it in O₂ ambient[4].

In this work, firstly, the electrical characteristics of MOSFETs with N₂O nitrided gate oxide and processed by N₂O poly-gate reoxidation have been investigated, including hot electron immunity, RSCE, interface generation and antenna effect.

Table I The preparation sequences for this work.

Devices	Gate Dielectrics		Poly-Si gate	poly-Si gate(WSix) re-oxidation
	Wet Oxidation	N ₂ O annealing		
ON ₀₀ PO	✓	—	✓	— (O ₂)
ON ₀₀ PN	✓	—	✓	✓ (N ₂ O)
ON ₂₀ PO	✓	✓(20 min)	✓	— (O ₂)
ON ₂₀ PN	✓	✓(20 min)	✓	✓ (N ₂ O)
ON ₄₀ PO	✓	✓(40 min)	✓	— (O ₂)
ON ₄₀ PN	✓	✓(40 min)	✓	✓ (N ₂ O)
ON ₆₀ PO	✓	✓(60 min)	✓	— (O ₂)
ON ₆₀ PN	✓	✓(60 min)	✓	✓ (N ₂ O)

2. Experiments

N⁺ polysilicon-gate n-MOSFET's with different gate oxides were fabricated using a 0.35 μm CMOS process. The O₂ gate oxide was grown in wet-oxidation at 800 °C and then annealed in N₂ at 900°C. For comparison, the N₂O nitrided oxide was firstly grown in wet-oxidation at 800 °C followed by N₂O annealing at 850°C for 20 to 60 min to control the final thickness of 8.5 nm. For the poly-Si gate reoxidation process, there are two groups, one is reoxidized

in O₂ ambient (O₂ poly-reoxidation) and the other in N₂O ambient (N₂O poly-reoxidation) at 850 °C for 20 min.

The preparation sequences for these samples were summarized in Table I. For example, the O₂ oxide sample with O₂ poly-reoxidation is denoted as ON₀₀PO. For the 40 min N₂O nitrided oxide with N₂O poly-reoxidation is denoted as ON₄₀PN.

3. Results and Discussion

Hot carrier immunity was investigated which devices were biased at peak value of substrate current under constant drain voltage (V_d=5V). Fig 1 (a) and (b) show the hot carrier induced transconductance (g_m) degradation for O₂ and N₂O poly-reoxidation, respectively.




Fig. 1 The hot carrier stress induced g_m degradation for (a) O₂ and (b) N₂O poly-reoxidation, respectively.

We can find that degradation is decreased as increasing N₂O nitrided time. This reduction in g_m degradation was mainly due to a reduction in interface generation under stress. Comparing to O₂ poly-reoxidation samples (solid line), N₂O poly-reoxidation sample (dotted line) had much improved hot carrier immunity.

Measurement of the charge pumping current, I_{cp} , was carried out as shown in Fig. 2 which the repetition frequency and width of the gate pulse were 100 kHz and $5 \mu s$, respectively.




Fig. 2 Charge pumping current, I_{cp} , for all samples.

It showed that ON₆₀PN had the smallest I_{cp} after hot carrier stress. This meant that ON₆₀PN has the smallest generation of interface state density. This was consistent with the result of g_m degradation as shown in Fig. 1.

The RSCE was studied as shown in Fig. 3 (a) and (b) for O₂ and N₂O poly-reoxidation, respectively.




Fig. 3 The threshold voltage versus channel length (a) O₂ and (b) N₂O poly-reoxidation, respectively.

It can be seen that the RSCE was suppressed, not only for N₂O nitrided oxides but also N₂O poly-reoxidation process. As increasing N₂O annealing time, the RSCE was decreased. Due to the incorporated nitrogen at the oxide/Si-substrate interface which retarded the poly-reoxidation enhanced channel boron diffusion, resulted in uniform channel boron distribution.

We use F-N tunneling leakage current and charge-to-breakdown (Q_{bd}) of gate oxides to monitor the plasma charging induced degradation on all samples. Antenna

effects on gate leakage current were shown in Fig. 4.




Fig. 4 The effect of plasma charging on gate leakage current with various antenna ratio for all samples.

It shows that leakage current is increased by increasing antenna ratio. However, as increasing N₂O nitrided time, the leakage current due to antenna effects was decreased. The leakage current is slightly increased as increasing antenna ratio for all samples with N₂O poly-reoxidation.

The Q_{bd} under 100 mA/cm² F-N stressing with different antenna ratio was shown in Fig.5 (a) and (b) for O₂ and N₂O poly-reoxidation, respectively. When the antenna ratio was increased, the Q_{bd} was decreased for all samples with poly-O₂ reoxidation. Fortunately, the Q_{bd} is slightly decreased as increasing antenna ratio for all samples with N₂O poly-reoxidation.




Fig. 5 The Q_{bd} versus antenna ratio for (a) O₂ and (b) N₂O poly-reoxidation, respectively.

4. Conclusion

A systematic study of the reliability of MOSFET's with N₂O nitrided gate oxides and processed by N₂O poly-gate reoxidation was presented. Combination of N₂O nitrided gate oxides and N₂O poly-gate reoxidation, hot electron immunity was improved and RSCE, interface generation, antenna effect on leakage current and Q_{bd} was suppressed.

References

- 1) R. Rakkhit, F. P. Heiler, P. Fang and C. Sander: *International Reliability Physics Symposium (IRPS)*, p.293, 1993.
- 2) P. G. Y. Tsui, H. H. Tseng, M. Orlowski, S. W. Sun, P. J. Tobin, D. Reid, and W. J. Taylor: *IEDM Tech. Dig.*, p.501, 1994.
- 3) S. Fang and J. Mcvittie: *IEEE Electron Device Lett.* vol.13, p.374, 1992.
- 4) C. S. Lai, T. F. Lei, C. L. Lee and T. S. Chao: *IEEE Electron Device Lett.* vol.16, p.407, 1995.