

## A Novel Clean Ti Salicide Process Using Grooved Gate Structure

K.Hizawa, H. Matsushashi, and S. Nishikawa

Semiconductor Technology Laboratory, Oki Electric Industry Co., Ltd.  
550-5 Higashiasakawa-cho, Hachioji-shi, Tokyo 193, Japan

### 1. Abstract

This paper demonstrates that dry etching or Ar sputtering causes phase transition failures of  $\text{TiSi}_2$  and degradation of the sheet resistance. It is because contaminations are introduced on gate surface by these treatments. We propose a Ti Salicide on grooved gate process. In this technique poly-Si is patterned by a PSG mask and the poly-Si surface is not exposed by Ar sputtering before Ti deposition. The PSG layer protects gate surface from the contaminations by dry etching for sidewall formation. As a result, agglomeration of  $\text{TiSi}_2$  was suppressed and low sheet resistance of 14 ohm/sq. was obtained at a 0.12  $\mu\text{m}$  line width.

### 2. Introduction

Ti Salicide(Self-aligned-silicide) process has been widely used to improve the performance of CMOS logic devices. However, it is well known that the sheet resistance( $R_s$ ) of  $\text{TiSi}_2$  increases at a narrow gate by phase transition failures and agglomeration. Contaminations such as fluorine, carbon and oxygen will be introduced on Si surface by various treatments during fabrication, and these contaminations are supposed to affect the increase of  $\text{TiSi}_2$  resistance[1,2]. Using oxygen and fluorine free process(DTD process), the  $R_s$  of a 0.1  $\mu\text{m}$  gate became quite low[3]. However, this process is very complicated and would not be practical.

In this paper, we propose a Ti Salicide on grooved gate[4] process to reduce the contaminations(Figure 1)[5]. The key issue of this technique is the protection of gate surface from contaminations instead of removing a contaminated layer. To fabricate grooved gate structure, poly-Si is patterned by a PSG mask. After sidewall (NSG) formation by dry etching, the PSG mask, which protects poly-Si surface from contaminations by the dry etching, is selectively etched by DHF. Before Ti deposition, poly-Si surface is only treated with DHF and is not exposed to Ar sputtering.  $\text{TiSi}_2$  is formed by PAI(Preamorphization implantation) and 2step annealing[6]. By using this technique, we can also investigate the influence of contaminations only by Ar sputtering on  $R_s$  of  $\text{TiSi}_2$ .

At first, contaminations on Si surface introduced by dry etching or Ar sputtering were evaluated. Secondly, resistivity and crystal structure of  $\text{TiSi}_2$  on Si were investigated. At last, the influence of dry etching and Ar sputtering on  $R_s$  of  $\text{TiSi}_2$  at a narrow gate was investigated.

### 3. Experiments and discussion

#### 3-1. Contaminations and $\text{TiSi}_2$ on Si

Three types of samples (Sample A,B,C) were prepared for analysis of contaminations and  $\text{TiSi}_2$  on Si. In Sample A, 200 nm thick PSG was deposited on Si. After 250 nm thick NSG was deposited on a PSG layer, NSG was removed by dry etching using  $\text{CHF}_3$  and  $\text{CF}_4$  gases. The remained PSG layer was etched by DHF. This process is equivalent to fabricate grooved gate structure. In Sample B, Ar sputtering was added after the same process of Sample A. Si surface was only damaged by Ar sputtering. In Sample C, a PSG layer was not deposited on Si. Si surface was damaged by dry etching. After

these treatment Ti/TiN(100 nm/30 nm) was deposited, and annealed at 700 °C in a  $\text{N}_2$  atmosphere for 5 or 30 sec. Contaminations on Si surface were analyzed by XPS. Resistivity of  $\text{TiSi}_2$  was measured from the thickness of film and the resistance. Crystal structure of  $\text{TiSi}_2$  was measured by XRD. Figure 2 shows the result of XPS analysis. The intensity of fluorine, carbon and oxygen were all lower in Sample A than Sample B and C. Figure 3 shows resistivity of  $\text{TiSi}_2$  on the samples. After 5 sec. of annealing, the resistivity was not so different from one another, but after 30 sec. only the resistivity of Sample A became much lower. It suggests that C49 transformed to C54 only in Sample A. Figure 4 shows XRD patterns of  $\text{TiSi}_2$  on the samples.  $\text{TiSi}_2$  was actually transformed from C49 to C54 only in Sample A. It is supposed that oxygen prevents the phase transition, because the intensity of fluorine and carbon were not so different between Sample A and B(Fig.2).

From these results, it was clarified that dry etching and even Ar sputtering caused contaminations and suppressed phase transition of  $\text{TiSi}_2$ , although Ar sputtering was used for Si surface cleaning. With a Ti Salicide on grooved gate process, these contaminations will be reduced and the  $R_s$  of  $\text{TiSi}_2$  at a narrow gate line will decrease.

#### 3-2. $\text{TiSi}_2$ on poly-Si gates

The dependence of  $R_s$  on gate line width was investigated. Three types of samples were prepared by similar processes mentioned in section 3-1. As implantation was carried out at 100 keV and  $5 \times 10^{15} \text{ cm}^{-2}$  without oxide cap layer after a PSG mask was removed.

It was clarified that dry etching or Ar sputtering suppressed phase transition of  $\text{TiSi}_2$  and accelerated agglomeration on a narrow gate as shown in Figure 5. These treatments are supposed to introduce contaminations on poly-Si surface. By using a Ti Salicide on grooved gate process, agglomeration of  $\text{TiSi}_2$  did not occur at a narrow gate, and low  $R_s$  of 14 ohm/sq. was achieved at a 0.12  $\mu\text{m}$  line width.

### 4. Summary

It was clarified that Si surface is contaminated by dry etching or Ar sputtering. To protect gate surface from contaminations, we proposed a Ti Salicide on grooved gate process. With this technique, the contaminations on gate surface were reduced and the anomalous increase in  $R_s$  of  $\text{TiSi}_2$  at a narrow gate could be suppressed.

### References

- (1) H.Kotaki et al., Ext. Abst. SSDM, (1995) 85
- (2) T.Nakahata et al., Abs.Spring Meeting, Jpn. Soc. Appl. Phys., 26a-Q-5, (1996) (in Japanese)
- (3) M.Nakano et al., Ext. Abst. SSDM, (1997) 118
- (4) M.Sekine et al., IEDM Tech. Dig., (1994) 493
- (5) K.Hizawa et al., Abs.Spring Meeting, Jpn. Soc. Appl. Phys., 28a-PB-15, (1997) (in Japanese)
- (6) I.Sakai et al., Symp. VLSI Tech. Dig., (1992) 66




Fig. 1 Schematic process flow for grooved gate structure and TiSi<sub>2</sub> film formation




Fig. 2 : XPS intensity of fluorine, carbon, and oxygen on the Si surface




Fig.3 Annealing time dependance of TiSi<sub>2</sub> resistivity




Fig. 4 : XRD patterns of TiSi<sub>2</sub> formed by annealing at 700°C for 5 or 30 sec.




Fig. 5 : Sheet resistance of TiSi<sub>2</sub> on n<sup>+</sup> gates as a function of the gate line width