Invited

Guide-Lines on Flash Memory Cell Selection

Kuniyoshi Yoshikawa

Micro & Custom LSI Division, Microprocessor Product engineering Dept. Toshiba Corporation 1, Komukai-Toshiba, Saiwai-ku, Kawasaki 210, Japan e-mail :yosikawa@tmamoa.tama.toshiba.co.jp

1. Introduction

Recently the needs for flash embedded logic devices is rapidly increasing, while flash technology development. has been done by focusing on standalone high density memories. Since key concerns and required specification are not the same, chosen cell technology can be different from each other. Even for standalone memories, more than 10 variations are existing, and no sign is seen for its technology convergence. Furthermore, increasing scaling mismatch between flash and logic devices makes it more difficult to realize cost effective solution. Therefore, clear guide-lines on flash technology selection is strongly desired for coming 0.25µm and the beyond. In this talk, important key issues for flash devices will be addressed with discussing various pros and cons associated with technology selection, focusing on flash embedded application.

2. Key Concerns

Program/Erase (P/E) method

Only available methods for electron injection are tunneling and hot electron injection. The former needs high electric field(<10MV/cm) and the later requires sufficient electron energy to surmount SiO2/Si barrier. The choice is closely related to oxide reliability, cell structure, array architecture as well as product specifications. Important criteria is bit-by-bit charging speed, power consumption and random charging capability. Table 1 shows various bit-by-bit alterable P/E methods. Uniform-FN tunneling is the best for power budget, but is not suitable for random operation. Edge-FN tunneling to/from junction & bandto-band tunneling(BTBT) can realize low power and bit-by-bit random operation. BTBT induced hot hole damage on oxide can be prevented by P-channel cell. Conventional channel hot electron(CHE) injection realizes the fastest charging speed, but will not be appropriate for very low power portable application. Cell and Array structures

Density requirement greatly affects the choice of 1Tr/cell and 2Tr/cell(or split-gate). For stand-alone high density memories, 1Tr/cell like ETOX or NAND will be inevitable. On the contrary, for flash embedded logic devices, NOR-based array architecture is essential and simple P/E method and control CKTs are more important . In addition, process and library compatibility with logic CMOS is the key.

High speed random accessibility will become more and more concerns to match with peripheral CPU speed. Pass transistor in the array will be indispensable to minimize bitline-delay, while WL-delay can be reduced by Metal strap or salicide. Vt of cell's "1" state should be close or below zero to realize near direct Vcc of WL. Therefore, 2Tr/cell or split-gate approaches will comeback in low voltage, low power applications with medium density.

Reliability

Reliability assurance is the must for all NV devices. Currently, charge retention capability and read-disturb immunity after P/E cycling are the most important concerns in flash devices[1]. Since intrinsically reliable cell should be chosen for every application, hot holes created by P/E operation should be minimized. Since n-ch edge-FN tunneling concept for bit-by-bit operation has inherent hole damage difficulty, uniform-FN or P-ch BTBT electron injection or Poly-poly tunneling cells are the candidates. For simplicity, p-ch BTBT electron injection is the best.

Over-erase and erratic bit problems are also minimized. Bit-bybit control capability should be prepared for 1Tr/cell structure. Again, 2Tr/cell will provides easier solution with less CKT complexity, which can reduce control CKT area.

Fabrication Process

Process simplicity and compatibility with logic CMOS become more important to embedded devices. Simple S/D structure and less additional mask #s are strongly desired. From this, uniform-FN tunneling for block operation is preferable. For fast bit-bybit charging, BTBT is very effective, because no sophisticated S/D engineering is required. Moreover, it is strongly desirable to realize EE+Flash cells with the same process. Both cells are requested to operate with the same Vpp. If both use the same P/E method, this is the best. The candidates are again edge-FN or BTBT.

3. Future direction

Current flash cell structure and its operation have fundamental limitation as shown in Table 2. Technology breakthrough is strongly required for future flash survival.

	Issues	Solution??	
P/E mechanism/speed		Mechanism change!	
FN High Field(>10MV/cm) for Tunnel	< 5~10V for fast write	Polarization (Ferro?)	
CHE High Voltage(>~5V) to create Hot Electron	Ox. thickness irrelevant		
Storage Structure	Ox. defect/yield/ reliability	ECC for High density	
Floating Gate Continuous		Discrete Traps (MNOS?	
Floating Gate Continuous		Multiple dots (SET?)	
Storage Insulation	SILC	No way below 8nm ox. New dielectric	
Tunnel ox > Direct tun. limit (Insulation & electron path)	after Cycling Max. Cycle~1M	Coulomb Blockade with <5nm (SET?)	
Scaling/Higher density			
Active area scaling hard! Multilevel >2~3 bits/cell	Fluctuation Control	ECC for specific market	

Table 2. Flash limitations and possible solution[6]

Multi bits/Cell

Basically there are two ways to realize multi bits/cell. The one is multi-level(ML) [2]Vt storage in the same cell and the other is multi-storage(MS)[3] which uses different physical locations to store charge in one cell. The former needs precise Vt control, sensing and better reliability, and generally performances are not fully compatible with single bit/cell devices. Actual products using 2bits/cell are available and effectively, $4 \sim 5F^2$ /bit is realized. But, in general, ML is too complicated for embedded devices

The latter concepts will be more important since it only requires improved sensing, while Vt control and reliability specification are the same as conventional one. In addition, MS can be combined with ML which further improves the density to $2\sim 2.5F^2$ /bits.

Alternative dielectric

In order to overcome a current scaling limitation of SiO₂ and realize effective scaling, non-SiO₂ based new tunnel dielectric should be introduced. That should have higher dielectric constant to achieve 2.5-3nm equivalent oxide thickness with preventing direct tunneling as well as reasonable barrier height to suppress thermal exited charge conduction. The film also has less trapping characteristics and immunity against carrier injection. One candidate is high quality silicon nitride like JVDnitride which shows less trapping and less SILC[4], .

Storage structure

Poly-Si floating gate has been used as a storage node so far, but this continuous FG structure is not robust enough against single oxide defect and SILC. Charge storage in discrete traps(sites) like SONOS will play more important role in future technology, because it allows oxide defects and hot-hole induced SILC without affecting majority of stored charge.

4. Summary

Key issues for flash cell selection were discussed based on technological point of view. Future important technology items were also addressed.

In real, company's technological history and resource minimization policy greatly affect the choice of the cell. But it should be noted that no ultimate unified cell technology for all applications is available now. Therefore, clever cell selection should be done for each market requirements to gain strong cost effective solution.

References

[1] K. Yoshikawa, 1997 SISC, Session 8.1.

- [2] G. Atwood et al., Intel Technology Journal, Q4, 1997
- [3] B. Eitan et al., 1996IEDM, p169
- [4] M. Khare et al., 1998NVSM Workshop, Monterey, Session#5
- [5] F. Libsch et al., IEEE ED, p.2371, 1987
- [6] K. Yoshikawa, '97 Si Nanoelectronics Workshop, panel.
- [7] V. Kowshik et al, 1998NVSM Workshop, Monterey, Session#6

Tr. type	Mode	Electron Inj. direction	Efficiency (= Ig/I)	Parallel write bit#∕1mA	Issues	Oxide reliability	Cell (Name)
N-ch Cell	CHE SSI Local-FN Edge-FN	to FG to FG to S/D to FG	10 ⁻⁶ 10 ⁻³ 10 ⁻³ ~1	~2 ~2k ~2k ~2M	Page non-writable Complicated cell B-t-B hole / SILC High field / SILC	No problem Inj. time increase Retention/R-dtb Retention/R-dtb	ETOX etc SST DiNOR / AND NAND
P-ch Cell	DAHE BTBT Edge-FN	to FG to FG to FG	10 ⁻³ 10 ⁻² 10 ⁻²	~2k ~20k ~20k	P/E bias design Electron Trap-up Electron Trap-up	? Inj. time increase Inj. time increase	? P-ch DiNOR/ } PMC[7]

Table 1. Bit alterable operation comparison