# Improvement of Ultra-Thin 3.3nm Thick Oxide for Co-Salicide Process Using NF3 Annealed Poly-Si Gate

T.Y. Chang, T. F. Lei, T. S. Chao<sup>1</sup>, H. C. Lin<sup>1</sup>, T. Y. Huang<sup>1</sup>, S. K. Chen<sup>2</sup>, A. Tuan<sup>2</sup>, and S. Chou<sup>3</sup>

Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan

Tel:+886-3-5726100 ext 7772, Fax: +886-3-5713403, E-mail: tschao@ndl.nctu.edu.tw

<sup>1</sup>National Nano Device Laboratory, <sup>2</sup>Air Products Asia, Taipei, Taiwan, <sup>3</sup> San Fu Co Ltd., Hsinchu, Taiwan, R.O.C.

### 1. Introduction

Reliability of the gate oxide becomes more and more stringent than ever before as the device size scales down to the deep-submicron era. Current leakage will become a critical factor for the scaled-down of the gate oxide thickness for the deep submicron device, especially for the low field leakage current before the F-N tunneling. It has reported that the reliability of MOS capacitors can be improved by introducing minute amounts of fluorine in thermal oxide [1]. On the other hand, using nitrogen implant through a poly-Si gate MOS structure to improve thin-gate characteristics has been proposed [2]. In this paper, we demonstrated, for the first time, a novel technique to incorporate both F and N to improve the gate oxide integrity. The process we proposed is the NF<sub>3</sub> annealed poly-Si gate after the growth of the ultra-thin gate oxide. On the other hand, reduction of gate, source and drain parasitic resistance without a junction leakage problem is a key issue in deepsubmicron CMOS devices [3,4]. The conventional Tisalicide process does not lead to significant junction leakage, but it is difficult to achieve a low gate resistance in narrow width [3,4]. The Co-salicide process can successfully reduce the gate resistance and becomes the main stream technology for next generations. However, the Co-salicide process has a junction leakage problem, and there has been no much report on its effect on the ultra-thin oxide integrity. Consequently, the capacitor with ultra-thin gate oxide, 3.3 nm, with Co-salicide process will be also investigated by using the NF<sub>3</sub> annealing.

## 2.Experimental

The initial wafer is (100)-oriented p-type silicon wafer. The gate oxide with thickness of 3.3 nm was grown in diluted  $O_2$  gas ( $N_2:O_2=10:1$ ) at 900°C. Then the poly-Si film with 300 nm-thick was deposited, followed by annealing in diluted NF<sub>3</sub> gas at 600°C for 5-20 minutes. Then samples were split into two parts. One is conventional structure (Al/poly-Si/SiO<sub>2</sub>/Si) and the other is Co-salicide structure (CoSi<sub>2</sub>/poly-Si/SiO<sub>2</sub>/Si). The thickness of Al film is 500 nm, while 50 nm for Co-film. A two-step annealing process was used for this Co-self-aligned silicide (Co-salicide) formation.

### **3.Results and Discussions**

The characteristics of the ultra-thin oxide in terms of current vs. electrical field, I-E, were measured. The I-E curves of Al/Poly-Si/SiO<sub>2</sub>/Si samples with gate oxide thickness about 3.3 nm for various annealing times are shown in Fig.1. Quantum oscillations were observed in these curves. It is clear that leakage current at low field of

the NF<sub>3</sub>-annealed sample is smaller than that of conventional sample. The breakdown field of NF<sub>3</sub>-annealed sample is also higher than that of the conventional sample (Fig.2). This is suggested due to the F and N incorporation from NF<sub>3</sub> annealing resulting stronger Si-F and Si-N bonds. These bonds can fill a lot of dangling and/or weak bonds such as Si-H or Si-OH at SiO<sub>2</sub>/Si interface. The distribution of leakage current at 2 V was shown in Fig.3. It is found that the leakage current of oxide with NF<sub>3</sub> annealing is significantly reduced. It is suggested that both N and F species can simultaneously neutralize the dangling bonds in the oxide. We believe the leakage paths, dominated by assisting of interface trap, can be effectively suppressed by the N and F incorporation at the interface using NF<sub>3</sub> annealing. To verify this point, secondary ion mass spectroscopy (SIMS) analysis was performed to identify the interface species. As shown in Fig.4, SIMS profiles show indeed a pile-up of N and F at the SiO<sub>2</sub>/Si interface of the sample annealed in NF<sub>3</sub> for 10 minutes. From these results, we found the optimized condition for NF3-annealed poly-Si gate is 10 minutes. Fig.5 shows the I-E curves of CoSi<sub>2</sub>/poly-Si/SiO<sub>2</sub>/Si samples with oxide thickness of 3.3 nm. It also had a voltage shift between the conventional samples and NF<sub>3</sub>-annealed samples. In Fig.6, the breakdown field of NF<sub>3</sub>-annealed sample shows a higher value than that of the conventional sample. The distribution of leakage current at 2V was shown in Fig.7. The leakage current distribution of NF<sub>3</sub>-annealed sample exhibits almost one order of magnitude smaller than that of the control. The optimized condition of NF3-annealed CoSi2/poly-Si/SiO2/Si samples is also 10 minutes. Fig.8 shows the charge-tobreakdown, Qbd, distribution of Co-salicide with different NF3-annealed time. NF3-annealed sample shows an improved Qbd than that of control sample.

#### 4.Conclusion

NF3-annealed poly-Si gate has been demonstrated to improve the integrity of the ultra-thin 3.3 nm oxide with Al or Co-salicide electrode in terms of leakage, breakdown field, and charge-to-breakdown. This process is very promising for future deep-submicron device fabrications. **References** 

[1] Y. Nishioka, et al., IEEE ED-Lett., vol. 10, pp. 141-143, 1989.

- [2] S. Haddad et al., IEEE ED-Lett., vol. 8, pp. 58-60, 1987.
- [3] T. Yamazaki et al., IEDM Tech. Dig., pp.906-909, 1993.
- [4] K. Goto et al., Symp. On VLSI Tech., pp.119-120, 1994

#### Acknowledgement:

This work is supported by the NDL, Air Products Asia and San Fu Co. under contract of C86006.



Fig.1 I-E curves of Al samples with different NF3 annealing time.



Fig.2 Breakdown field of Al samples with different NF3 annealing time.



Fig.3 Leakage current of Al samples with different NF3 annealing time.



Fig.4 The SIMS profiles of sample annealed by NF3. It is found that F and N pile up at the SiO2/Si interface.



Fig.5 I-E curves of the Co-salicide sample with different NF3 annealing time.



Fig.6 Breakdown of the Co-salicide with different NF3 annealing time.



Fig.7 The leakage current of Co-salicide samples with different NF3 annealing time.



Fig.8 The charge-to-breakdown distribution of Co-sample with different NF3 annealing time.