

## Invited

## Single-Electron Tunneling in Nanocrystalline Silicon

Shunri Oda, Amit Dutta, S-P. Lee, Y. Hayafune, S. Hara, K. Nishiguchi, B.J. Hinds and S. Hatatani

Research Center for Quantum Effect Electronics, Tokyo Institute of Technology,

O-Okayama, Meguroku, Tokyo 152-8552, Japan

Phone: +81-3-5764-3048, Fax: +81-3-5734-3565, E-Mail: soda@pe.titech.ac.jp

The development of silicon integrated circuits has been put forward by miniaturization using advanced lithography technologies. According to the technology roadmap[1], this tendency will continue until 2010, when the design rule becomes 50nm and 64Gbit DRAM is projected. Further miniaturization will lead to problems of increased leakage current due to quantum mechanical tunneling effect, and that of quantum noise, or fluctuation of device characteristics since only a few electrons participate in device operation. In nanoscale devices, it is essential to control quantum effects. Tunneling phenomena should be suppressed, for example, by means of Coulomb blockade effect[2], which provides a novel device principle suitable for a situation having only a few electrons. A paradigm shift is also required for the method of nanostructure fabrication. Lithography may no longer be the unique method for the fabrication of nanostructures uniformly and economically. Self-organized systems employing the basic understanding of the nature of crystal growth are emerging instead. As for materials, compound semiconductors have been widely investigated for quantum effect devices. However, silicon is preferable on the basis of accumulated knowledge of process technologies.

Researchers at Hitachi have successfully observed single electron tunneling characteristics at room temperature from devices made of polycrystalline silicon[3]. They also demonstrated operation of single-electron memory integrated circuits[4,5] using the same material.

However, issues such as synthesis of silicon quantum dots with a precise control of size, position and interface states remain critical, thus we have investigated fabrication of nanocrystalline silicon (nc-Si) using plasma processes and observed single electron tunneling characteristics.

Nanocrystalline silicon quantum dot structures with size less than 10nm and a very small spread of size (1nm) have been fabricated by very-high-frequency (144MHz) plasma decomposition of silane and coalescence of radicals[6-8]. The principle idea for the formation of uniform structure is the

separation of the nucleation and the crystal growth processes. We have introduced into a silane plasma a hydrogen gas pulse that enhances the nucleation of nc-Si particles. The nuclei grow in size in the silane plasma during the off state of hydrogen gas supply. The next hydrogen gas pulse forces nc-Si particles grown in the previous cycle out of the plasma cell into the deposition chamber and the next nucleation of nc-Si occurs simultaneously. The growth rate is also enhanced by increasing plasma excitation power, pressure and use of an Ar dilution gas.

Nanocrystalline silicon particles can be deposited at room temperature onto many kinds of substrate such as carbon microgrids for TEM measurements, quartz for photoluminescence measurements [9] and thermal oxidized silicon with patterned polycrystalline silicon electrodes for electrical measurements.

Natural oxide which covers the surface of nc-Si plays very important roles in the characteristics of nc-Si. First, the oxide serves as a potential barrier which controls charge, energy quantization, and tunneling current. Second, the oxide passivates the surface dangling bonds resulting in reduction of electron traps and enhancement of luminescence efficiency. Third, the oxide serves as glue for nc-Si to fix to the substrates. Further reduction of nc-Si dot size can be implemented by oxidation and etching in oxygen with various pressures and temperatures.

Although nc-Si particles distribute randomly, electrodes patterned by EB lithography can be designed such that nc-Si position is not critical. In addition, the position of nc-Si particles can be manipulated by AFM tip while observing the image. We have also found that nc-Si particles are deposited preferentially at the steps of substrate surfaces[8].

Electrical properties of a single dot [10] and an array of multiple dots of nc-Si were evaluated[11]. Electron beam lithography with RD2000N negative resist and dose correction technique for proximity effect reduction followed by ECR reactive ion etching made possible formation of SOI layer electrodes having separation between 10-20nm. Nanocrystalline

silicon dots were deposited by the plasma process onto the electrodes and coated by a PECVD SiO<sub>2</sub> film. The electrodes were doped to 10<sup>19</sup>cm<sup>-3</sup> by ion-implantation. Top gate electrode was prepared with gate oxide thickness of 20nm. Coulomb blockade of as large as 0.9V was observed in I-V characteristics measured at various temperatures. Zero point shift found in I-V characteristics may be due to the background charges. A small Coulomb island and multiple tunnel junction structure were fabricated by EB processes. A hysteresis was observed in I-V characteristics, suggesting multiple transport path and can be applied to memory devices.

In order to avoid complexity associated with multiple dots, we measured transport properties of individual surface oxidized nc-Si particles. The measurements were performed using AFM with conductive tips in air at room temperature[10]. The grain size and the position of the nc-Si were directly observed by AFM. The measured I-V characteristics show staircaselike features. The period of the staircase increases with decreasing nc-Si grain size, which is consistent with a single electron charging effect in the nc-Si. Since the AFM measurement is not possible at low temperatures and exposure to ambient results in stability problem, we prepared samples having nanoscale holes in oxide on Si substrates and deposited nc-Si particles in the holes. Polysilicon electrode was coated on top of the nc-Si dots. The current suppression due to Coulomb blockade was observed in I-V curves of these samples.

These results suggest that single electron tunneling devices based on silicon quantum dots are promising for future ultralarge scale integrated circuits.

## Acknowledgement

This work was supported by a Grant-in-Aid for Scientific Research on Priority Area "Single Electron Devices and Their High Density Integration" from the Ministry of Education, Science, Sports and Culture. The authors are indebted to Prof. K. Yagi and Prof. N. Yamamoto for TEM measurements, Prof. Y. Kanemitsu for PL measurements, Mr. K. Yoshida and Mr. S. Tamura for EB lithography and Dr. S. Vyshenski for modeling of transport characteristics.

## References

1. National Technology Roadmap for Semiconductors, Semiconductor Industry Association, 4300 Stevens Creek Boulevard, Suite 271, San Jose, CA, (1997).
2. D.V. Averin and K.K. Likharev, in *Single Charge Tunneling*, edited by H. Gravert and M.H. Devoret, (Plenum, New York, 1992) 311.
3. K. Yano et al, *Technical Digest of 1993 International Electron Device Meeting*, 541 (1993).
4. K. Yano et al, *1996 IEEE International Solid-State Circuits Conference*, 266 (1996).
5. K. Yano et al, *1998 IEEE International Solid-State Circuits Conference*, 344 (1998).
6. S. Oda and M. Otobe, *Proc. Symp. Mat. Res. Soc.* **358**, 721 (1995).
7. T. Ifuku, M. Otobe, A. Itoh and S. Oda, *Jpn. J. Appl. Phys.* **36**, 4031 (1997).
8. S. Oda, *Adv. Colloid Interface Sci.*, **71-72**, 31 (1993).
9. Y. Kanemitsu, S. Okamoto, M. Otobe and S. Oda, *Phys. Rev.* **B55**, R7375 (1997).
10. M. Otobe, H. Yajima and S. Oda, *Appl. Phys. Lett.* **72**, 1089 (1998).
11. A. Dutta, M. Kimura, Y. Honda, M. Otobe, A. Itoh and S. Oda, *Jpn. J. Appl. Phys.* **36**, 4038 (1997).