

## Gated Resonant Tunneling Structures with Buried Tungsten Grating Adjacent to Semiconductor Heterostructures

**Michihiko Suhara\*, Lars-Erik Wernersson\*\*, Boel Gustafson\*\*, Niclas Carlsson\*\*,  
Werner Seifert\*\*, Lars Samuelson\*\*, Kazuhito Furuya\*\*\***

\*Research Center for Quantum Effect Electronics, Tokyo Institute of Technology,  
2-12-1 O-okayama, Meguro-ku, Tokyo 152, Japan

Tel: +81-3-5734-2572, Fax: +81-3-5734-2907, E-mail: suhara@pe.titech.ac.jp

\*\*Department of Solid State Physics, Lund University, Box 118, S-221 00, Lund, Sweden

\*\*\*Department of Electrical and Electronic Engineering, Tokyo Institute of Technology,  
2-12-1 O-okayama, Meguro-ku, Tokyo 152, Japan

### 1. Introduction

Laterally modified potential structures on the nanometer scale are promising for the realization of electron wave devices based on the control of the wave properties such as interference and/or diffraction. A coherent electron wave device was proposed by using an ultra-fine grating structure buried in semiconductors, in which a wavefront of ballistic hot electron is modified[1].

Recently, a fabrication technique for definition of ultra-fine tungsten (W) structures in semiconductors has been established by electron beam lithography (EBL) and overgrowth by metal organic vapor phase epitaxy (MOVPE) [2]. By using this technique, nm-size W disks combined with GaInP/GaAs resonant tunneling diodes (RTDs) were fabricated and possibility of constricting the vertical current flow through an opening in the disk lattice were investigated[3].

In this paper, fabrication and characterization of gated GaInP/GaAs resonant tunneling structures with a buried W-grating is reported for the first time. A possibility to modify the lateral size of the channel due to gate bias is investigated. The fabrication of the gated RTD structure presented in this paper is different from the previously reported ones[4-6] since we can define the spacing between the metal and the heterostructure in a controlled way by the epitaxial growth.

### 2. Fabrication

The fabricated device structure is schematically shown in Fig.1. Electrons are emitted through GaInP/GaAs double barrier RTD toward a mesa top. A 20-nm-thick W-grating was buried in the collector side of the RTD, with a 30-nm-thick spacer layer between the metal and the semiconductor barrier. Both linewidth and spacing of the grating were 125 nm to attain successful buried growth with good Schottky junction. A window with  $1.4 \times 1.4 \mu\text{m}^2$  side-length was formed in the grating to laterally define a vertical current channel for electrons emitted from the tunneling barrier.

All semiconductor layers were grown by MOVPE on  $\text{n}^+$ -GaAs (001) substrate. In the first growth, active layers of the GaInP/GaAs RTD were fabricated with a 100-nm-thick n-GaAs emitter, a 20-nm-thick i-GaAs spacer, a 3 nm i-Ga<sub>0.5</sub>In<sub>0.5</sub>P barrier, a 9-nm-thick i-GaAs quantum well, a 3-nm-thick i-Ga<sub>0.5</sub>In<sub>0.5</sub>P barrier, a 20 nm i-GaAs spacer and a 10-nm-thick n-GaAs cap layer. All thicknesses are nominal values.

After the first growth, a 20-nm-thick W pattern consisting of the fine W-wires and  $40 \times 40 \mu\text{m}^2$  large pads for gate contact were simultaneously defined using EBL on double layer PMMA and lift-off[7]. Figure 2 shows a SEM-image of the opening channel on the W-grating prior to the overgrowth. In order to embed the W-grating and to planarize the regrown surface, the W-grating was oriented at  $60^\circ$  from the [110] direction [7].

An overgrowth was performed with 600-nm-thick n-GaAs layer and highly doped  $\text{n}^+$ -GaAs cap layer. During the overgrowth, a GaAs mesa structure was selectively formed over the  $40 \times 40 \mu\text{m}^2$  grating region. The doping concentration for n-GaAs layers was selected as  $8.0 \times 10^{16} \text{cm}^{-3}$  which provides electrons with 20 meV of the Fermi level above the conduction band edge. After the growth, Ge/Au/Ni/Au ohmic contacts were defined on top of the mesa and to the back side of the substrate.

According to a theoretical calculation of the potential profile in the GaAs in between the W-wires, an effective channel for vertical current is present inside the opening with depleted regions around the Schottky junction when the gate voltage is zero.

### 3. Measurements

Samples were characterized at 20 K using a probe station. Measured collector current,  $I_c$ , v.s. emitter-collector voltage,  $V_{ce}$  ( $>0$ ), in a gated GaInP/GaAs RTD is shown in Fig.3 for various gate voltages,  $V_g$ . Under these conditions, electrons were flowing from the substrate towards the mesa top. As shown in Fig.3, the peak current decreased with increasing absolute value of  $V_g$  ( $<0$ ) and the main current peak revealed several sub-peaks for different  $V_{ce}$ . The variation of the effective channel area can be evaluated by comparing the current level with large area RTDs. It was found that the effective area was reduced by a factor of 0.6 when  $V_g$  was changed by 3 V.

The differential conductance around the main peak in Fig.3 showed several conductance minima. These fine features were slightly modified by  $V_g$  as expected. Quantization of lateral motion of electrons in the channel is believed to contribute to the fine feature, since the energy splitting is in the same order as what is estimated using a simple potential model. However, at present we can not exclude other options, such as inhomogeneities in the double




Fig.1 Schematic view of the device structure. During the MOVPE regrowth, the W-grating was buried and a GaAs mesa structure was formed over the grating.




Fig.2 SEM view of the channel opening in the W-grating.




Fig.3 Measured collector current v.s. emitter-collector voltage characteristics for various gate voltage.  $V_g$  is changed in steps of 0.5V. An opening window with  $1.4 \times 1.4 \mu\text{m}^2$  square was formed in the W-grating on the sample, defining the current channel.

barrier structure.

#### 4. Conclusions

To demonstrate the control of the potential properties with fine metals buried in semiconductor nano-devices, a W-grating was integrated as a control gate in RTDs. MOVPE grown GaInP/GaAs RTDs gated by the embedded W-grating with a  $1.4 \times 1.4 \mu\text{m}^2$  opening were characterized at 20K. Several fine features were observed directly in the current-voltage characteristics and the differential conductance in addition to a typical negative resistance property of RTDs. The fine features as well as the peak to valley current ratio were modified by the gate bias. It suggests that the W-grating buried in semiconductors is useful to control transport properties in nano-devices.

#### Acknowledgments

This work is performed both within the nm-Structure Consortium at Lund University and Research Center for Quantum Effect Electronics at Tokyo Institute of Technology. This work is supported by grants from the Swedish National Board for Industrial and Technical Development (NUTEK).

#### References

- 1) K. Furuya, J. Appl. Phys., 62 (1987) 1492.
- 2) L. E. Wernersson, K. Georgsson, A. Litwin, L. Samuelson, and W. Seifert, Jpn. J. Appl. Phys. 34, (1995) 4414.
- 3) L. E. Wernersson, N. Carlsson, B. Gustafson, A. Litwin, and L. Samuelson, Appl. Phys. Lett. 71 (19) (1997) 2803.
- 4) P. H. Beton, M. W. Dellow, P. C. Main, T. J. Foster, L. Eaves, A. F. Jezierski, and M. Heinini, Appl. Phys. Lett. 60 (1992) 2508.
- 5) S. Tarucha, D. G. Austing, and T. Honda, Superlattice and Microstructures, 18 (1997) 3379.
- 6) V. R. Kolangunta, D. B. Janes, M. R. Melloch, and C. Yotsey, Appl. Phys. Lett. 71 (1997) 3379.
- 7) L. E. Wernersson, K. Georgsson, A. Litwin, L. Samuelson, and W. Seifert, J. Appl. Phys. 79 (1) (1996) 500.