Buried Insulator Engineering for sub-0.05µm Fully-Depleted SOI-MOSFET to Reduce the Drain Induced Barrier Lowering

Risho Koh

Silicon systems research laboratory, NEC Corporation, Shimokuzawa1120, Sagamihara, Kanagawa, 229-1198, Japan, Fax: +81-427-71-0886, E-mail: koh@mel.cl.nec.co.jp

Abstract The influence of the buried insulator structure on DIBL is analyzed for sub-0.05 μ m FD-SOI-MOSFET. It is found that a low- ε_r buried layer is effective to reduce DIBL.

1.Introduction

SOI-MOSFET has greast advantages for low power and high speed application, a small parasitic capacitance and a small body bias effect. To miniaturize a fully depleted SOI-MOSFET, SOI thickness should be reduced for decreasing the horizontal drain field which degrades the device characteristics. As the SOI thickness decreases, the influence of the electric field through the SOI layer (fig.1a"A") decreases. However, this leads to an increase in the contribution of the electric field in the buried insulator (fig.1a"B"). Therefore, the influences of the buried insulator structure on the device characteristics are analyzed in this paper, by using two dimensional device simulator. The thickness $T_{\rm BOX}$ and the dielectric constant ε_r of the buried insulator are varied systematically, with including $\varepsilon_r = 1.0$ which assume a buried air gap structure as shown in fig.2.

2. Horizontal electric field reduction

Figure 3 shows the calculated threshold voltage variation for the change of V_D from 0.1V to 1.0V $(\Delta V_{\rm th})$ for L=0.04 μ m. $\Delta V_{\rm th}$ decreases with $\varepsilon_{\rm r}$ decreasing. $\Delta V_{\rm th}$ strongly depends on $T_{\rm BOX}$ for large ε_r , and weakly for small ε_r . For $\varepsilon_r=3.9$ (SiO 2), ΔV_{th} decreases drastically in $T_{\text{BOX}} < 100$ nm. This ε_r requires $T_{BOX} < 100$ nm to cut the field pass "B" sufficiently, since the field pass is mainly distributed at the vicinity of SOI back interface in the buried insulator. On the other hand, a small $\Delta V_{\rm th}$ is achieved for low $\varepsilon_{\rm r}$ even when $T_{\rm BOX}$ is larg e. A low- ε_r structure sufficiently reduces the influence of the field "B" located just beneath the SOI layer, even for large T_{BOX} . This indicates that a device having low ε_r does not require small T_{BO} x. The rate of $\Delta V_{\rm th}$ reduction by low $\varepsilon_{\rm r}$ is large for thin SOI device $(T_{SOF}=5nm)$, since the contribution of field "B" is relatively large. When $T_{\rm BOX}$ is very small (e.g. $T_{\rm BOX}$ =20nm), ΔV th weakly depends on ε_r . However, low- ε structure even have an advantage that the parasitic capacitance is small.

Figure 4 shows that ΔV_{th} can be separated into two components, a contribution of field "B" which depends on the buried layer structure, and that of

field "A" which is independent of the buried layer structure. Figure 5 shows the electrostatic coupling between the drain and the channel C_{cd}^{1} , which is the sum of C_1 and C_2 in fig.1b. For ε_r =3.9 (buried oxide), C_{cd} drastically decreases as T_{BOX} decreases, and for ε_r =1.0, C_{cd} is almost independent of T_{BOX} . The results of figs. 4 and 5 agree well with the above discussion on fig.3. They indicate that the ΔV_{th} reduction by low- ε structure can be attributed to the reduction of horizontal electrostatic coupling in the buried layer (C_2 in fig.1b), which is achieved by reducing the dielectric constant in the pass of field "B".

3.Device characteristics

The above results show that the ε reduction is efficient for reducing the drain induced barrier lowering (DIBL) without using very thin buried oxide, which increases parasitic capacitance. The device characteristics for buried air gap device are simulated for an example.

Figure 6 shows the $V_{\rm th}$ dependence on L, and fig.7 the S dependence on L, the solid lines show the results for buried air gap of 400nm thick, and the broken lines the buried oxide of 400nm. The acceptor concentration for $T_{SOI}=5nm$ is $5 \times 10^{18} \text{ cm}^{-3}$ and that for $T_{\text{SOI}} = 10 \text{ nm}$ is 2.5×10^{18} cm-3. For the low power and high speed operation, S factor improvement (steep transition from OFF to ON) and DIBL reduction (small $V_{\rm th}$ change for $V_{\rm D}$ variation) is very important to achieve high ON/OFF rate. The L limits where ΔV_{th} / ΔV_{D} becomes 0.1 are shown in fig.8. The improvement made by buried low- ε layer, especially by the buried air gap structure, is remarkable. Figure 9 shows the I_D for the devices where $V_{\rm th}$ are set to achieve $I_{\rm off}=10\,{\rm nA}/{\mu}\,{\rm m}$ @V $_{\rm D}$ =0.5V for L=0.05 μ m. The small DIBL and steep subthreshold achieved by the buried air gap structure result in an improvement of ON current.

4.Conclusion

The influence of the buried insulator structure is simulated. It is found that the low- ε buried insulator devices achieve excellent characteristics in the sub-0.05micron region, without using thin buried oxide which increases the parasitic capacitance.

(1)koh et.al SSDM95, p.863



Fig.1 Buried layer Engineering. Arrow "A" represents the drain field through the SOI layer, and "B" through the buried layer. Capacitance C_1 and C_2 the electrostatic coupling corresponding to "A" and "B", respectively.

0.3

0.2

0.1

 $\Delta V_{th}(V)$



fig.3 Δ V_{th} dependence on T_{BOX}.





Fig.2 A possible buried low & layer structure. The buried oxide of conventional SOI wafer is removed by wet etching after forming S/D. A porous SiO₂ buried layer in the bonded wafer is also considered to be possible.



Fig.5 The Capacitance between the drain and the channel.



Fig.8 DIBL limit dependence on the buried layer structure.



(a) T_{SOI}=5nm T_{BOX}=400nm T_{ox}=3nm Buried Air Gap Buried Oxide (Control) -0 V_D=1.0V

V_D=0.1V

93.7mV/dec

75.5mV/dec.

@L=0.04µm V_D=1.0V

Buried Air Gan

Buried Oxide (Control)

15mV/dec

87.8mV/dec.

@L=0.045µm Vp=1.0V

0.1

=1.0V

0.1

8=-0-

0.04 0.06 0.08 Gate Length (μm)

T_{BOX}=400nm

100nm

ε_r

L=0.04µm T_{SOI}=10nm

Fig.4 Δ V_{th} dependence on ϵ .

200nm

40nm

Tox=3nm

Contribution

9

Contribution Field

"A"

5 6

Field

B

0.04 0.06 0.08

Gate Length (µm)