A New Observation of the Width Dependent Hot Carrier Effect in Shallow-Trench-Isolated P-MOSFETs

Steve S. Chung, W.-J. Yang, C.-M. Yih, and J.-J. Yang*
Department of Electronic Engineering, National Chiao Tung University, Taiwan, ROC.
* Worldwide Semiconductor Manufacturing Co., Science-Based Industrial Park., Taiwan

1. Introduction

It was observed that narrow width MOSFET with shallow trench isolation (STI) exhibits severe degradation after hot carrier stress as a result of width reduction. In the case of n-channel MOSFET, it was reported that the hot carrier degradation in narrower device is resulting from extra hot carrier generation and enhanced vertical field at the STI edge [1-2]. However, the mechanism which causes the channel width dependent hot carrier degradation behavior in p-MOSFET is quite different. A study by Chen et al. [3] presented that the enhanced electron trapping efficiency of the gate oxide in the narrow devices is the key factor for inducing enhanced hot carrier degradation in narrower width p-MOSFETs. In this paper, we propose a new while different width dependent channel shortening effect to explain the enhanced hot carrier degradation in p-channel MOSFET.

2. Device Fabrication and Stress Experiments

The devices used in this study were fabricated with 0.25μm CMOS technology and Shallow Trench Isolation (STI). The p-MOSFETs have the same channel length L=0.25μm while a varying gate widths from 0.25μm to 20μm. The trench is also optimized to suppress the hump in the subthreshold region I-V characteristics. The gate oxide thickness is 6nm and the device has LDD structure. Various hot carrier stresses were performed. Among these stresses, Vp is fixed at -4.5V and Vg is varied from -0.6V to -4.5V. Saturation drain current (I_dsat) is used to monitor the hot carrier degradation and was measured at Vg = Vd = -2V.

3. Results and Discussion

It is well known that three different types of damage (interface states, oxide hole trap, and oxide electron trap) are generated during hot-carrier stress in deep-submicron p-MOSFET[4]. To understand how these damage affect the degradation of devices, hot carrier stress were performed at fixed drain bias of -4.5V with various gate bias. The result is shown in Fig. 1, in which degradation is enhanced for a reducing gate width no matter which gate bias were used for the stress. Also, all devices with different width exhibit a largest I_dsat degradation after stress at Vg = -0.6V (Igmax stress) where electron trapping accounts for the degradation under this bias condition. Again, Fig. 2 shows the Id degradation versus stress time for wide and narrow devices under Igmax stress. A narrower width device exhibits larger Id degradation and a stronger stress time dependent degradation.

In order to explain the observed degradation as above, the substrate current (Id) and gate current (IG) are measured for various channel width p-MOSFETs as shown in Fig. 3. Fig. 4 shows the Id degradation after Igmax stress. From these results, it suggests that the gate injection current and impact ionization rate are always smaller in a narrower device no matter whether it is before or after the stress. So it could not be the reason why narrower device has larger degradation. There must have another mechanism which induces larger Id degradation in narrower device. Chen et al. [3] observed that the electron trapping efficiency in narrower device is about three times larger than wider ones. So, they concluded that enhanced electron trapping efficiency of the gate oxide of the narrow devices appears to be the cause of width dependent hot carrier degradation. To check the validity of this conjecture, we performed an edge-FN experiment to show that electron trapping efficiency is not the dominant mechanism for narrow width enhanced Id degradation. Fig. 5 shows the Id degradation which exhibits weak width dependency. This result shows that our devices have weak width dependent of the electron trapping efficiency during F-N stress. However, the Id degradation still shows strong width dependent degradation after hot carrier stress. It was concluded that indeed there is another mechanism responsible for the Id degradation.

As a consequence, extended from the study in [4-5], we propose a new two-dimensional channel shortening concept to explain the observed the enhanced Id degradation (as observed in Fig. 2). As shown in Fig. 6, we separate the device into two parts, one is the center part and the other one is the edge part. In the center of the channel, the hot carrier damage region (ΔLw) is the same for devices with different width. But at the edge, due to the encroachment of the STI, enhanced vertical field, the damaged channel is extended from the drain junction toward the center of the channel, this damaged region is represented by ΔLeff. With the reduction of device gate width, as in Fig. 6(b), this damaged region is much more enlarged for narrower gate width device. In other words, both ΔLeff and ΔW increase with reducing gate width. In order to explain this effect quantitatively, we use a measure of the damaged area by ΔLeff, which is the average channel shortening for different gate width(W) devices. Fig. 7 shows the values of ΔLeff as a function of time with varying device gate width. Again, Fig. 8 shows this ΔLeff as a function of device gate width. This ΔLeff value increases with the reduction of gate with which means the existence of a larger channel shortening effect for narrower gate width device. In short, with the reducing device gate width, the channel shortening effect (or the damaged area-the shaded area in Fig. 6) is much more enhanced and hence exhibits a larger hot carrier degradation.

In conclusion, a new two-dimensional width dependent channel shortening concept is proposed to explain the observed width dependent hot carrier degradation in STI p-MOSFET. This channel shortening effect is a measure of the damaged region inside the channel in both channel and width...
directions. With the reducing gate width, this channel shortening is enhanced such that the hot carrier stress induced damaged region becomes larger. This is the reason why the $I_D$ degradation is enhanced for devices with narrower gate width and with STI structure. This is a very important reliability issue for the present and future deep-submicron CMOS technologies.

Acknowledgments This work is sponsored by the National Science Council, Taiwan, under contract No. NSC87-2215-E009-043.

References