

Influence of Intrinsic Current Fluctuation in Very Small Si-MOSFETs

Nobuyuki Sano, Kenji Natori, Kazuya Matsuzawa¹ and Mikio Mukai¹

Institute of Applied Physics, University of Tsukuba,

Tennoudai 1-1-1, Tsukuba, Ibaraki 305-8573, Japan

Phone: +81-298-53-6479 Fax: 81-298-53-5205 e-mail: sano@hermes.esys.tsukuba.ac.jp

¹Semiconductor Technology Academic Research Center (STARC),

Shinbashi 6-16-10, Minato-ku, Tokyo 105-0004, Japan

1. Introduction

The unlimited miniaturization of Si-MOSFETs is being pursued at various leading research laboratories. As a result, fluctuations of various device characteristics could be of critical importance for future large-scale integration. The threshold voltage fluctuation, among others, is a typical issue [1-2]. Nevertheless, almost no attention has been paid on the current for such very small devices. The reduction of the device width, however, may also introduce the current fluctuation because of the drastic decrease of the channel electrons.

In the present paper, we investigate the current fluctuation in Si-MOSFETs via Monte Carlo (MC) simulations as a function of the device width W . We demonstrate that the current fluctuation indeed becomes significant as the device width shrinks into deep sub- μm regimes. This fluctuation results from the graininess of electrons in the channel and is closely related to the thermal noise in high-doped regions beside the channel. More importantly, this fluctuation is intrinsic in the sense that it cannot be removed in principle.

2. Simulation Method

The present analyses are carried out under typical Si-MOSFET structures with the effective channel lengths of $L_{\text{eff}} = 300$ and 40 nm. Notice that, depending on the channel length, the electrons do transport diffusively or quasi-ballistically. The device parameters employed for the Monte Carlo simulations are summarized in Table 1.

Simulations are performed by using the ensemble Monte Carlo method under the fixed potential profile

channel length (nm)	300	40
oxide thickness (nm)	10	3.5
substrate impurity (cm^{-3})	7×10^{17}	2×10^{18}
junction depth (nm)	80	10

Table 1: Device parameters employed for the present Monte Carlo simulations.

obtained from the conventional Drift-Diffusion simulation [3]. The Monte Carlo method employed here is a simple and conventional one; the analytical (nonparabolic) electronic band structure and the material parameters for Si known in the literature are used [4]. The periodic boundary condition is assumed at the source and drain contacts so that the number of all simulating electrons inside the device does not change. The number of simulating electrons is determined by the device width W provided that each simulating electron corresponds to a *real* electron. Electron kinetics is simulated for several ten ps and the device characteristics, such as the drain current and the current variance, are sampled after a transient of about 5 ps. The channel current $I(t)$ at time t is evaluated using the Ramo-Shockley formula [5] and recorded at every 1 fs.

3. Results and Discussion

A typical drain voltage dependence of the drain current I_{ave} and the variance (fluctuation) of the drain current $\langle \delta I^2 \rangle$ is shown in Fig 1. Notice that the current variance is almost independent of the drain voltage. This implies that the current fluctuation is dominated by the (quasi-equilibrium) thermal noise, which is independent of the voltage, in high-doped regions beside the channel. The details of our study on the spatial origin of this current noise under MOSFET structures will be reported elsewhere. One could easily conjecture from Fig. 2 how significant the current fluctuation could be. Figure 2 shows the statistics of the drain current fluctuation in Si-MOSFET with $L_{\text{eff}} = 40$ nm. The statistics is taken by accumulating the drain current at many (typically, thousands) instant times.

Under the quasi-equilibrium situations, the thermal noise is essentially equivalent to the shot noise [6]. Thus, the current variance $\langle \delta I^2 \rangle$ may be approximated by using the well-known formula of the shot noise: $\langle \delta I^2 \rangle = 2q I_{\text{ave}} \Delta f$, where q is the magnitude of the electronic charge and Δf the frequency band width. Since the averaged drain current is proportional to the device width W , the normalized standard deviation of the drain cur-




Figure 1: Typical drain voltage dependence of the drain current (left scale) and the variance of the drain current (right scale) $\langle \delta I^2 \rangle$ in the n-channel Si-MOSFET with $L_{\text{eff}} = 40$ nm.




Figure 2: Statistics of the drain current fluctuation in Si-MOSFET with $L_{\text{eff}} = 40$ nm under $V_g = 1.2$ V, $V_d = 1.5$ V. The averaged current I_{ave} is 3 mA/10 μm .

rent is given by

$$\frac{\sqrt{\langle \delta I^2 \rangle}}{I_{\text{ave}}} = \sqrt{\frac{2q \Delta f}{I_{\text{ave}}}} \propto \frac{1}{\sqrt{W}}. \quad (1)$$

Therefore, the normalized standard deviation of the drain current is inversely proportional to \sqrt{W} . The normalized standard deviation obtained from MC simulations is plotted as a function of the width W in Fig. 3. The normalized standard deviation indeed increases as the device width shrinks and well approximated by Eq. (1). Notice that deviation attains even several ten percent when the device width is reduced into deep sub- μm .

4. Conclusions

The current fluctuation under Si-MOSFET structures has been studied with the Monte Carlo simulations. It




Figure 3: Normalized standard deviation of the drain current as a function of the width W of Si-MOSFETs for the channel length of $L_{\text{eff}} = 40$ and 300 nm. The dotted line is the theoretical prediction described in the text.

has been demonstrated that, as the absolute number of the channel electrons decreases, the relative magnitude of the current fluctuation (variance) increases with respect to the averaged current. As a result, the normalized standard deviation of the current variance attain several ten percent when the device width is reduced into deep sub- μm .

Acknowledgments

One of the author (N. S.) is gratefully acknowledge that the present study is supported in part by the Semiconductor Technology Academic Research Center (STARC).

References

- [1] H.-S. Wong and Y. Taur, International Electron Device Meeting Tech. Digest, 1993 (1993) p. 705.
- [2] A. Asenov, Proceedings of International Workshop on Computational Electronics, 1998 (1998) p. 263.
- [3] C. Jacoboni and P. Lugli: The Monte Carlo Method for Semiconductor Device Simulation (1989).
- [4] N. Sano, K. Natori, M. Mukai, and K. Matsuzawa, Proceedings of International Workshop on Computational Electronics, 1998 (1998) p. 112 (1998); Jpn. J. Appl. Phys. **38** L531 (1999).
- [5] For example, L. Reggiani, E. Starikov, P. Shiktorov, V. Gruzinskis and L. Varani: Semicond. Sci. Technol. **12**, 141 (1997).
- [6] A. van der Ziel: *Noise* (Prentice, New York, 1954).