

New Guidelines of Optimizing SALICIDE Structure for High Speed CMOS LSI

K. Miyashita, K. Ohuchi, H. Yoshimura, T. Iinuma, K. Suguro and Y. Toyoshima

Microelectronics Engineering Laboratory, Toshiba Corporation Semiconductor Company
8 Shinsugita-cho, Isogo-ku, Yokohama, Kanagawa, 235-8522, Japan

Phone: +81-45-770-3638, FAX: +81-45-770-3575, E-mail: katsura.miyashita@toshiba.co.jp

1. Introduction

SALICIDE technology has been widely used for CMOS logic LSI since low sheet resistivity of gate electrodes and reduced parasitic source/drain resistance can be realized. While the sheet resistivity of gate and source/drain electrodes is lowered with increasing silicide layer thickness, the contact resistivity of silicide/silicon interface shows reversed behavior since excess silicidation consumes highly doped region of diffusions. Thus, it is significant to optimize the silicide layer thickness for the performance of CMOS, while taking into account its impact on gate RC delay and parasitic source/drain resistance.

In this paper, a simple optimizing procedure based on an analytical model is presented.

2. Electrical Parameters of Salicided MOSFET

Each resistive component of Salicided MOSFET shown in Fig. 1 as function of t_{CoSi_2} , the silicided layer thickness, is presented as follows. The measured MOSFET is fabricated with 0.15 μm Co SALICIDE technology.

Both ρ_{SG} and ρ_{SS} , the sheet resistivity of gate electrodes and source/drain electrodes, are inversely proportional to t_{CoSi_2} as shown in Fig. 2(a) and (b). Thus, this is expressed as follows:

$$\rho_{\text{SG}} \sim \rho_{\text{SS}} \sim \rho/t_{\text{CoSi}_2}, \quad (1)$$

where ρ is the resistivity of silicide.

t_{CoSi_2} dependence of ρ_c , the contact resistivity, shown in Fig. 3(a) exhibits different behavior between n- and p-MOSFET. This is explained by the doping profile. Since arsenic junction has a box shape profile, ρ_c of n-MOSFET has small dependence on t_{CoSi_2} . On the contrary, ρ_c of p-MOSFET is calculated to be proportional to the square of t_{CoSi_2} , by assuming tunneling current process and that boron profile shown in Fig. 3(b) is expressed by Gaussian profile:

$$N \sim A_1 \exp[-t_{\text{CoSi}_2}^2/A_2] \sim A_1(1-t_{\text{CoSi}_2}^2/A_2), \quad (2)$$

$$\rho_c \sim \exp[A_3/N^{1/2}] \propto t_{\text{CoSi}_2}^2 + \alpha, \quad (3)$$

where N is concentration of dopant.

3. CMOS Performance Model

Based on the relationship between the electrical parameters and silicide thickness, CMOS propagation delay time, τ_{pd} is modeled. Firstly, the effect of ρ_c on τ_{pd} is evaluated, which corresponds to narrow channel device. τ_{pd} is expressed as:

$$\begin{aligned} \tau_{\text{pd}} &\propto C_L V_{\text{dd}} (1/I_{\text{dsatn}} + 1/I_{\text{dsatp}}) \\ &= C_L (R_{\text{chn}} + R_{\text{paran}} + R_{\text{chp}} + R_{\text{parap}}), \end{aligned} \quad (4)$$

where R_{ch} is intrinsic channel resistance, and R_{para} is parasitic resistance of source/drain and is expressed as ρ_c/WX [1][2].

By using eq. (3), eq. (4) is transferred to:

$$\tau_{\text{pd}} \propto \rho_c L \epsilon_{\text{ox}} / X t_{\text{ox}} + \beta = A(L \epsilon_{\text{ox}} / X t_{\text{ox}})(t_{\text{CoSi}_2}^2 + \gamma), \quad (5)$$

where β and γ are terms dependent on intrinsic MOSFET parameters.

When the channel width is increased, gate wiring delay should be taken into account. Increase in τ_{pd} due to the gate RC delay is expressed as:

$$\Delta \tau_{\text{pd}} \sim R_g C_g / k = \rho_{\text{SG}} W^2 \epsilon_{\text{ox}} / k t_{\text{ox}} = (\rho \epsilon_{\text{ox}} / k t_{\text{ox}})(W^2 / t_{\text{CoSi}_2}), \quad (6)$$

where k is estimated to be 3 [3]. Therefore, total propagation delay is expressed as:

$$\begin{aligned} \tau_{\text{pd tot}} &= \tau_{\text{pd}} + \Delta \tau_{\text{pd}} \\ &= A(L \epsilon_{\text{ox}} / X t_{\text{ox}})(t_{\text{CoSi}_2}^2 + \gamma) + (\rho \epsilon_{\text{ox}} / k t_{\text{ox}})(W^2 / t_{\text{CoSi}_2}). \end{aligned} \quad (7)$$

Experimental results of τ_{pd} on silicide thickness are shown in Fig. 4. Significant degradation in τ_{pd} in larger W region is due to gate wiring RC delay which is suppressed with increasing t_{CoSi_2} . The channel width dependence is found to be quantitatively described with the second term of eq. (7) with $k = 3$. With decreasing W , τ_{pd} is improved rapidly for thin t_{CoSi_2} case and the crossover of t_{CoSi_2} dependence is observed. At 4.25 μm , τ_{pd} is fastest for $t_{\text{CoSi}_2} = 32.3$ nm, where the contact resistance is dominant parasitic cause of the delay.

4. Optimization

From the above discussion, MOSFET with smaller channel width W or division into multi-finger structure is desirable to achieve high performance. It means, however, increase in design complexity and degradation of layout efficiency. In addition, silicide thickness t_{CoSi_2} should also be limited in proper range from the device/process point of view. Therefore, scheme and procedure of optimization of these parameters is required. Based on eq. (7), such a scheme is proposed.

Figure 5 shows contour line of $\tau_{\text{pd tot}}$ on t_{CoSi_2} - W plane for CMOS inverter ($F/O=1$). From SALICIDE process limitation, available t_{CoSi_2} range is limited between the displayed vertical lines. Each contour line of $\tau_{\text{pd tot}}$ peaks at some t_{CoSi_2} which indicates the optimum t_{CoSi_2} for the corresponding channel width. Dashed line indicates optimized combination of channel width and t_{CoSi_2} . Once the maximum channel or finger width is selected from the layout design consideration, t_{CoSi_2} should be determined by the dashed line in Fig. 5.

5. Conclusion

A simple model regarding the impact of SALICIDE parameters on CMOS performance is presented. By using this model, the design parameter of SALICIDE process and layout design of CMOS can be prospectively attained.

References

- [1] D. B. Scott et al.: IEEE Trans. Electron Devices ED-29 (1982) 651.
- [2] Y. Taur et al.: IEEE Trans. Electron Devices ED-34 (1987) 575.
- [3] A. Azuma: private communication.




Fig. 1. Schematic diagram of parasitic resistance of salicided MOSFET and physical lengths significant for electrical properties.




Fig. 3(b). Depth profile of Boron atoms by SIMS. Closed circles indicate CoSi₂/Si interfaces. Dashed lines indicate t_{CoSi_2} , silicide thickness, and corresponding N , dopant concentration.




Fig. 2(a). Dependence of sheet resistivity of gate electrodes on silicide thickness.




Fig. 2(b). Dependence of sheet resistivity of source/drain electrodes on silicide thickness.




Fig. 3(a). Dependence of specific contact resistivity of CoSi₂/Si interface on silicide thickness.




Fig. 4. CMOS propagation delay vs. channel width for three different thickness of silicide layer. In larger W region, τ_{pd} is improved with increasing silicide thickness, while, in smaller W region, τ_{pd} is degraded due to increase of contact resistance.




Fig. 5. Contour line of $\tau_{\text{pd,tot}}$ on t_{CoSi_2} - W plane for CMOS inverter ($F/O=1$). Symbols show measured data. Dashed line indicates optimized combination of channel width and t_{CoSi_2} . Once channel width is determined, t_{CoSi_2} should be selected on dotted line.