Dependence of Sub-Threshold Hump and RNWE Characteristics on the Gate Length by TED

Jong-Wan Jung, Jong-Min Kim, Jeong-Hwan Son, Shin-Young Chung, Young-Jong Lee, Hyun-Cheol Kim, and Kyung-Ho Lee

LG Semicon Co., Ltd., 1, Hyangjeong-dong, Hungduk-gu, Cheongju, 361-480, Korea E-Mail : jwanjung@lgsemicon.co.kr, Tel : 0431-270-4611, Fax : 0431-270-4882

Abstract— We, for the first time, have shown that subthreshold hump and RNWE characteristics strongly depend on the gate length and the mechanism is well explained by the transient enhanced diffusion (TED) due to S/D implant damage. It was also found that a degree of hump strength with gate length shows a maximum point where the threshold voltage is highest.

I. INTRODUCTION

As the devices are scaled down, for a highly integrated circuit, a shallow trench isolation (STI) is indispensable. However, STI has been accompanied by severe problems such as the reverse narrow width effect (RNWE) and sub-threshold hump (hump) in N-MOSFET's, which are caused by crowding of gate fringing field at STI-corner [1]-[3].

In this paper, we, for the first time, found that the subthreshold hump and RNWE characteristics depend on the gate length and the mechanism is well explained by the transient enhanced diffusion (TED) due to S/D implant damage. It was also found that a degree of hump strength with gate length shows a maximum point where the threshold voltage is highest.

II. EXPERIMENTAL AND RESULTS

The process used in this work is a 0.2µm CMOS process. A typical STI process was performed for isolation (Fig.1). A WNx/poly stacked file was used for a gate film. After S/D LDD, RTA was applied for activation. We prepared two representative samples for NMOS, which are a sample A with a boron halo(arsenic NM), and a sample B without a boron halo (phosphorus NM). Fig.2 shows the sub-threshold hump characteristics caused by a corner transistor of STI. It can be seen that the strength of the hump varies as the gate length. The hump is strongest at the gate-lengths of $0.25 \mu m$ and $0.5\mu m$, at which the threshold voltage is highest, for sample A and sample B, respectively (Fig.3). At longer gate-length, the strength of the hump characteristics is remarkably reduced. The hump can not be seen at the gate-length of 10µm. The threshold voltage of the main transistor and STI corner transistor is shown in Fig.4, which are measured at the drain current of $1\mu A/(W/L=1\mu m)$ and $10nA/(W/L=1\mu m)$, respectively. The figure shows that the threshold voltage difference between the main transistor and the corner

transistor which represents a degree of strength of the hump and RNWE characteristics is also highest at the gate length of 0.5μ m and also lowest at the gate length of 10μ m. Fig.5 shows the RNWE for the sample B. The RNWE at the short gate length is stronger than that at the long gate-length like the hump characteristics.

III. SIMULATION AND DISCUSSION

The point to explain the dependence of RNWE and hump on the gate-length is that the boron depletion near STI gets higher at short gate-length than long gate-length. Because the boron depletion or pile-up is enhanced by TED due to S/D implant damage (interstitial), a degree of the depletion or pile-up of impurity is modulated by the distance from the S/D extension or the gate-length.

The boron profile used for simulation is shown in Fig.6. The STI edge near S/D extension (point B) is affected by TED due to interstitial Si generated by S/D implant damage. On the other hand, in case of the point A, TED only takes place at the short gate-length affected by S/D implant damage (interstitial Si). So, the boron depletion near STI gets higher as the gatelength gets shorter, and it results in strong hump and RNWE characteristics at the short gate-length. The reduction of the hump characteristics at much shorter gate-length is explained by the fact that the parasitic transistor at STI-corner is less sensitive to the SCE than the main transistor [1], [2]. By using the above model the hump and RNWE was simulated using 2-D process and 3-D device simulator. Fig.7 shows the simulated results of hump and RNWE characteristics. These results explain well the gate-length dependence of the hump and RNWE.

IV. CONCLUSION

We, for the first time, have shown that the sub-threshold hump and RNWE characteristics depend on the gate length and these results are well explained by the transient enhanced diffusion (TED) due to S/D implant damage. It was also found that a degree of hump strength with gate length shows a maximum point where the threshold voltage is highest.

REFERENCES

- [1] Lex A. Akers et.al., JEEE ED. 1987, pp2476
- [2] P. Sagoity et.al, ,IEEE ED. 1996,pp.1900
- [3] Atsuki Ono et.al, IEDMTech.Dig., 1997, pp.227





gate-length of (a) 0.25µm and (b) 0.5µm, at which the threshold voltage is highest, respectively,

Fig.1 The cross-sectional TEM photograph of STI isolation



Fig.3 The reverse short channel effect (RSCE) of sample A and B. The hump is strongest at the highest threshold voltage (0.25µm and 0.5µm).



Fig.4 The threshold voltage of the main transistor and corner transistor. (Sample B). The threshold voltage difference (Vt_main -Vt corner)is highest at 0.5µm like hump characteristics.





point B

1.1

Width center(A-D) Width edge(B-C)

point D

nt C P

12

1.3

1.4





Fig.6 The boron-profile used for simulating mechanism of the hump and RNWE dependence on the gate-length. The boron depletion at the short gate length(b,L=0.3µm) is higher than that at the long gate length(a, L=1 µm)



Fig.7(a) The hump simulation results. It clearly shows the dependence of hump on the gate-length. It is strongest at the gate-length of 0.5µm.



Fig.7(b) The measured and simulated results of the RNWE. The simulated results explain well the RNWE dependence of the gatelength.