

## Dopant-Induced Defects Formed by Ion Implantation -Dopant Species Dependence-

Fuminobu Imaizumi,<sup>1</sup> Tatsufumi Hamada,<sup>1</sup> Kei Kanemoto,<sup>1</sup> and Tadahiro Ohmi<sup>2</sup>

<sup>1</sup>Department of Electronic Engineering, Graduate School of Engineering, Tohoku University,  
05 Aza-Aoba, Aramaki, Aoba-ku, Sendai 980-8579, Japan

Phone: +81-22-217-7122 / Fax: +81-22-224-2549, E-mail: imaizumi@sse.ecei.tohoku.ac.jp

<sup>2</sup>New Industry Creation Hatchery Center, Tohoku University,  
Aza-Aoba, Aramaki, Aobaku Sendai 980-8579, Japan

### 1. Introduction

In order to realize future high-performance LSIs, total low-temperature processing, which suppresses dopant redistribution and allows us to employ new materials, is essential. However drastic increase of junction leakage current caused by residual defects, with the decrease of the temperature of the post implantation annealing, has been one of the most crucial problems for establishing total low-temperature processing. In our previous research, by eliminating possible contamination [1], and by using low dopant concentration substrate [2,3], it has been achieved very low leakage current ( $\sim 1\text{nA/cm}^2$ )  $n^+p$  and  $p^+n$  junctions annealed at as low as  $450^\circ\text{C}$  [3] (Fig. 1). It is very surprising that the leakage current is exponentially decreased with the decrease of the substrate dopant concentration. This result implies that the dopants could act as defects (carrier generation center). In other experiments, it has been confirmed that these defects causing the leakage current are distributed much deeper in the substrate than the implanted region [2]. From above experimental results, we have suggested the model of this "dopant-induced defect" formation as follows; the point defects (interstitial/vacancy) generated in the ion-implanted region diffuse into the substrate and then they are captured by the dopants in lattice-site (Fig. 2). "Ultra-cleanest ion implantation" would not able to suppress the generation of the "dopant-induced defect". We believe this defect is the "final" defect that must be overcome.

In this paper, the characteristics of this "dopant-induced defect" are studied with the consideration of dopant species by the measurement of bulk generation lifetime ( $\tau_g$ ) and its temperature dependence. Also,  $\tau_g$  dependence on the annealing temperature has revealed the thermal stability of this defect.

### 2. Experimental

The special samples named "damaged MOS capacitor" were prepared. The MOS capacitors (phosphorus-doped and boron-doped) having various substrate dopant concentration ( $N_{\text{sub}}$ ) were damaged by  $\text{Si}^+$  ion implantation (50 keV,  $1 \times 10^{12}\text{cm}^{-2}$ ) after gate oxide formation, in order to form the "dopant-induced defect" in the substrate. Then the samples were annealed at  $450\text{-}1000^\circ\text{C}$  for 5 hours or 1 hour in  $\text{N}_2$  (Fig. 3). After Aluminum gate electrode formation, forming gas treatment was carried out.

### 3. Results and Discussion

In Fig. 4, the bulk generation lifetime ( $\tau_g$ ) of "damaged MOS capacitor" is plotted as a function of substrate dopant concentration ( $N_{\text{sub}}$ ).  $\tau_g$  was obtained from the Zerbst plot of pulsed MOS C-t response [4]. The figure clearly shows that  $\tau_g$  decreases exponentially with the increase of  $N_{\text{sub}}$ , for both phosphorus-doped and boron-doped. This tendency agrees with the result of Fig. 1. Surprisingly  $\tau_g$  of boron-doped is smaller than that of phosphorus-doped by more than one order of magnitude.

Figure 5 shows the temperature dependence of  $\tau_g$ . It can be seen that there is no temperature dependence of  $\tau_g$  for both phosphorus-doped and boron-doped. Since  $\tau_g$  is given by

$$\tau_g = (\sigma v_{\text{th}} N_t)^{-1} \exp(|E_t - E_i|/kT) \quad (1)$$

from SHR model ( $\sigma$ : capture cross section,  $v_{\text{th}}$ : carrier thermal velocity,  $N_t$ : trap density,  $E_t$ : trap energy level,  $E_i$ : intrinsic Fermi level), this result indicates that  $E_t$  is located at  $E_i$ , and  $\tau_g$  becomes

$$\tau_g = (\sigma v_{\text{th}} N_t)^{-1} \quad (2)$$

Assuming  $\sigma$  of phosphorus-doped and boron-doped are the same, it could be said that  $N_t$  of boron-doped is about one order of magnitude larger than that of phosphorus-doped, from the result of Fig. 4. This result implies that boron in lattice-site captures point defect more easily than phosphorus does. We believe this is due to the difference of the local stress which is caused by the difference of the atomic radius of silicon and the dopant.

In Fig. 6, the dependence of  $\tau_g$  on the annealing temperature is shown. It can be seen that  $\tau_g$  is recovered, which means the defect is annealed-out, at about  $800^\circ\text{C}$  for both phosphorus-doped and boron-doped. This temperature of  $800^\circ\text{C}$  is not acceptable for establishing total low temperature processing. Therefore, the generation of the "dopant-induced defect" must be suppressed. So far the use of low dopant concentration substrate will be the only answer.

### 4. Conclusion

We have shown that the "dopant-induced defect" is formed more easily in boron-doped silicon than phosphorus-doped silicon by ion implantation. The defect forms the trap energy level at intrinsic Fermi level in the band gap of silicon. The defects are annealed-out at about  $800^\circ\text{C}$ . In order to achieve very low leakage current junctions even by low-temperature annealing, it is essential to use as low dopant concentration substrate as possible, in addition to ultra-clean

ion implantation [1]. This technology is applicable to the formation of source/drain of MOSFET on an intrinsic SOI layer.

**Acknowledgment**

This study was carried out in Super Clean Room of the Laboratory for Electronic Intelligent Systems, Research Institute of Electrical Communication, Tohoku University.

**Reference**

[1] K. Tomita, T. Migita, S. Shimonishi, T. Shibata, T. Ohmi and T. Nitta, J. Electrochem. Soc., 142, 1692 (1995).  
 [2] A. Nakada, M. M. Oka, Y. Tamai, T. Shibata and T. Ohmi, J. Appl. Phys., 80, 1594 (1996).  
 [3] Y. Tamai, M. M. Oka, A. Nakada, T. Shibata and T. Ohmi, Electrochem. Soc. Proc., 97-3, 643 (1997).  
 [4] M. Zerst, Z. angew. Phys., 22, 30 (1966).




Fig. 1 Leakage current density at reverse bias of 5V plotted as a function of substrate concentration ( $N_{sub}$ ) for both  $As^+$ -implanted  $n^+p$  junction and  $BF_2^+$ -implanted  $p^+n$  junction annealed at 450°C and 1000°C.




Fig. 2 Model of "dopant-induced defect" formation.




Fig. 3 Schematic picture of special sample named "damaged MOS capacitor".




Fig. 4 Bulk generation lifetime ( $\tau_g$ ) of "damaged MOS capacitor" plotted as a function of substrate dopant concentration.




Fig. 5 Temperature dependence of  $\tau_g$  of "damaged MOS capacitor".




Fig. 6 Dependence of  $\tau_g$  on annealing temperature.