# Variable Threshold AlGaAs/InGaAs Heterostructure Field-Effect Transistors with Paired Gates Fabricated Using the Wafer-Bonding Technique

Satoshi Kodama, Tomofumi Furuta, Noriyuki Watanabe, Hiroshi Ito, Atsushi Kanda<sup>1</sup>, Masahiro Muraguchi1 and Tadao Ishibashi

NTT Photonics Labs., 3-1, Morinosato-Wakamiya, Atsugi-shi, Kanagawa 243-0198, Japan, Phone: +81-462-40-2894 Fax: +81-462-40-4306 e-mail: kodama@aecl.ntt.co.jp 'NTT Netwerk Innovation Labs., 1-1, Hikarinooka, Yokosuka-shi, Kanagawa 239-0847, Japan

## 1. Introduction

The wafer-bonding technique for semiconductor devices has emerged as an innovative process technology that can merge dissimilar materials into a device and greatly extend the process flexibility for creating new structures. For example, in order to reduce the source-drain capacitance, we proposed and fabricated layered-oxide-isolation metal-semiconductor field effect transistors (LOXI-MESFETs) with a buried SiO, layer using such a technique [1], and simultaneously applied them in 19-GHz-band microwave switches [2].

In this work, we investigated the variable threshold heterostructure field-effect transistor (HFET) structure with paired gates, where one gate is above and the other below the channel, in order to realize an HFET that accepts two gate input signals. AlGaAs/InGaAs HFETs were successfully fabricated using the wafer-bonding technique [1]. Their static characteristics indicate that the drain current, I<sub>n</sub>, of the fabricated HFET is controlled by each gate voltage independently and so it functions as a variable threshold HFET.

### 2. Experimental

Basic structure of paired-gates (PG) HFET with two opposed and independently-controlled gates is schematically shown in Fig. 1. The wafer-bonding technique allowed us to realize this novel FET structure. A 1.5-µm-thick SiO, layer is inserted between the double-doped and pseudomorphic AlGaAs/InGaAs HFET structure and substrate. The gate electrodes are on both the front and the back of the HFET epitaxial layer.

The process sequence is shown Fig. 2. First, the WSiN/Ti/ Pt/Ti back gate contact was formed on the HFET epitaxial layer. 1-µm-thick plasma-CVD SiO, layers were then deposited on the support substrate and epitaxial layers. The surface was planerized by using bisbenzocyclobutene (BCB) coating followed by reactive ion etching (RIE). The two wafers were then wafer-bonded [1]. After the bonding process, the substrate of the HFET epitaxial layer was removed by mechanical polishing and wet-chemical etching. The subsequent fabrication process was done on this wafer using the conventional HFET process, which included mesa-etching, Au-Ge/Ni source/drain ohmic contacts formation, gate-recess etching, and Ti/Pt/Au gate-Schottoky contact formation.

#### 3. Results and Discussion

Figure 3 shows the typical drain I-V characteristics of the fabricated HFETs when the same gate voltage was applied to both the front and back gate. Gate width was 100 µm, and front





# (a) back gate metal formation etch-stopping layer (InGaP)





(d) wafer bonding

34





Fig.2 Sample preparation sequence



Fig. 3 Drain current  $I_D$  vs. source-drain voltage  $V_{DS}$ , with the same voltage applied to both the front and back gates.



Fig. 4 Square root of drain current  $I_{\rm D}$  vs. gate voltage  $V_{\rm g}$ , with the same voltage applied to both the front and back gates.

and back gate lengths were 0.2 and 0.7 µm, respectively. The variation of the square root of I<sub>D</sub> vs. gate voltage, V<sub>G</sub>, shows good pinch-off characteristics with a threshold voltage,  $V_{th}$ , of -0.4V, as shown in Fig. 4. The maximum transconductance, g<sub>m</sub>, is 240 mS/mm, which is larger than the g<sub>m</sub> obtained from singlegate-controlled PG-HFETs. The subthreshold factor,  $N_{g}$ , defined by  $I_p \sim \exp(qV_G/N_G kT)$  in the subthreshold region, is 1.4, which shows good channel potential control by the gate voltage. The transfer characteristics with constant opposite gate biases (Figs. 5 and 6) show that  $V_{th}$  shifts by 1.0-1.5V, according to the change in the opposite gate bias. This demonstrates that the front and back gates function independently of each other, and that the fabricated HFET functions as a variable threshold transistor. The maximum g<sub>m</sub> for the front-gate control was 110 mS/mm and that of the back-gate control was 150 mS/mm. These asymmetric g<sub>m</sub> values resulted from the fact



Fig. 5 Drain current  $I_D$  vs. front gate voltage  $V_{GP}$  with constant voltage applied to back gate.



Fig. 6 Drain current  $I_D$  vs. back gate voltage  $V_{Gb}$ , with constant voltage applied to front gate.

that the front gate had a wider gate-to-channel spacing than the back gate.

#### 4. Conclusion

We have proposed and demonstrated a new type of FET fabricated by the wafer-bonding technique. Such FETs, featuring two gate inputs and variable threshold voltage, will be valuable in creating a new class of microwave and digital circuits.

#### References

- S. Kodama, T. Furuta, A. Kanda, M. Muraguchi, H. Ito and T. Ishibashi, Jpn. J. Appl. Phys. 37, L209 (1998).
- [2] A. Kanda, S. Kodama, T. Furuta, T. Nittono, T. Ishibashi and M. Muraguchi, presented at 1997 IEEE GaAs IC Symposium (Anaheim, Oct. 12-15, 1997) p. 62.