

A-5-5

## Low Temperature Gate Oxidation MOS Transistor Produced by Kr/O<sub>2</sub> Microwave Excited High-Density Plasma

Tatsufumi Hamada, Yuji Saito, Katsuyuki Sekine, Herzl Aharoni<sup>1,2</sup> and Tadahiro Ohmi<sup>1</sup>

Department of Electronic Engineering, Graduate school of Engineering, Tohoku University,  
Aza-Aoba 05, Aramaki, Aoba-ku Sendai 980-8579, Japan

Phone: +81-22-217-7124 Fax: +81-22-263-9395 e-mail:hamada@sse.ecei.tohoku.ac.jp

<sup>1</sup>New Industry Creation Hatchery Center, Tohoku University,  
Aza-Aoba 05, Aramaki, Aoba-ku Sendai 980-8579, Japan

<sup>2</sup>At leave from the department of electrical and computer engineering, Ben-Gurion University of the Negev,  
Beer-Sheva, 84105, Israel, Fax: +972-7-6472-949 email:herzl@ee.egu.ac.il

### 1. Introduction

Low temperature processing is a crucial requirement for scaling down of future ULSI (ultra-large-scale integration) semiconductor devices. In this work, it is experimentally demonstrated that MOS transistors produced by low temperature processing of gate oxidation using Kr/O<sub>2</sub> microwave excited high density plasma at 400°C [1] yield comparable I-V characteristics to that of MOS transistors made by conventional dry gate oxidation process grown at 900°C.

### 2. Experimental

Two groups of MOS transistors, one with dry gate oxidation and second with Kr/O<sub>2</sub> gate oxidation were fabricated under similar processing conditions (except for the gate oxidation step) and silicon substrates. Each group consists of 4 transistor types i.e. (100) P-channel ( $N_s=1-2 \times 10^{15} \text{ cm}^{-3}$ ) and (111) P-channel ( $N_s=1-2 \times 10^{15} \text{ cm}^{-3}$ ) both phosphorus doped substrates, and (100) N-channel ( $N_s=3-5 \times 10^{16} \text{ cm}^{-3}$ ) and (111) N-channel ( $N_s=1-2 \times 10^{17} \text{ cm}^{-3}$ ) both boron doped substrates. The gate thickness of all MOS transistors were 10nm. The microwave excited high density plasma oxidation system utilize low ion bombardment energy of less than 7eV and high density plasma above  $10^{22} \text{ cm}^{-3}$  as well low electron temperature below 1.3eV[4]. The mixing partial pressure ratio of Kr/O<sub>2</sub> was 97/3 and total pressure in the oxidation chamber was 1Torr. The plasma excitation frequency was 2.45GHz. The power density was  $5\text{W/cm}^2$  as determined by the ratio of the microwave input power and the area of the horn antenna. The silicon substrate temperature during oxidation was 400°C. Additional low temperature step was the post implantation annealing which was preformed at 600°C for 1hour. The implantation was carried out using beam energy and dose of 25keV,  $2 \times 10^{15} \text{ cm}^{-2}$  respectively, of arsenic (As) on the n-channel and BF<sub>2</sub> on the p-channel transistors. These two low temperature steps are considered to be very important ones towards the achievement of total low temperature processing of MOS devices. This is because they constitute the two most

sensitive electronically active parts of the MOS. All other state of the art fabrication steps such as field oxide (1000°C), the LPCVD poly-Si of the gate electrode (550°C) and dopant activation annealing (800°C), the APCVD back contact PSG (for the N-substrate), BSG (for the P-substrate) were deposited and annealed at 400°C and 1000°C respectively.

### 3. Results and Discussion

Fig. 1(a) and Fig. 1(b) show carrier profile of the boron and arsenic implanted dopants respectively. Both show shallow junctions with steep dopants profile of about maximum of 60nm resulting from the low post implantation annealing temperature. Fig. 2(a) and Fig. 2(b) show the Id-Vd characteristics of the p-channel (100) and (111)




Fig. 1 carrier profile of the boron and arsenic implanted dopant

transistors respectively. Three points are observed, the first being that in each transistor the normalized drain currents ( $I_d/Cox$ ) in the saturation region for the same  $V_g-V_t$  exhibit very close values. The second is that the currents in the saturation region (for the same  $V_g-V_t$ ) in the (111) transistors are higher than that of (100) transistors. This arises from the anisotropy of the field effect mobility of holes in the p-channels[2], i.e. the mobility of holes in the p-channels of (111) and (100) transistors are different. These mobilities have different values than those of the Hall mobilities and those of the bulk conductivity(drift) mobilities[2]. In the transistors of Fig. 2(a) and Fig. 2(b), it is found that the ratio between  $I_d(111)/Cox$  and  $I_d(100)/Cox$




Fig. 2 characteristics of p-channel MOSFET

voltage  $V_g$  for the (100) and (111) p-channel MOSFET respectively. As indicated in Fig. 2(c) and Fig. 2(d) the S-factors of the two Kr/O<sub>2</sub> transistors are quiet similar and the same is true for the two dry oxidation transistors. Also for the (100) case of Fig. 2(c) it can be seen that the curves are closely matched.

Fig. 3(a) and Fig. 3(b) show the output characteristics of the (100) and (111) n-channel MOS transistors respectively. In the (111) case the Kr/O<sub>2</sub> transistor exhibits higher drain current than the that of dry gate oxide transistor demonstrating better current drive ability for the same ( $V_g - V_t$ ). The (100) transistors (Fig. 3(a)) show higher drain currents in the saturation region than the (111) transistors (Fig. 3(b)) for the same ( $V_g - V_t$ ). Again this results from the anisotropy in the field effect electron mobility in the respective n-channels[3] which have different values in the (111) and (100) substrates. For example in the transistors of Fig. 3 it was found that the ratio of ( $I_d/C_{ox}$ ) of the (111) transistor to ( $I_d/C_{ox}$ ) in the (100) transistor in the saturation regions, for  $V_g - V_t = 2V$  is 0.71 for the dry gate oxidation transistor and 0.76 for the Kr/O<sub>2</sub> gate oxidation transistor. These numbers are within the range of the ratio of the respective electron field effect mobilities within their n-channels[3]. Fig. 3(c) and Fig.3(d) show the normalized drain current as a function of  $V_g$  for the (100) and (111) transistors respectively. As can be seen the S-factors for (111) n-channel transistors are somewhat higher than those of the (100) n-channel transistors.




Fig. 3 characteristics of n-channel MOSFET

#### 4. Conclusions

It is concluded that a reliable thin gate oxide can be produced by the Kr/O<sub>2</sub> microwave excited high density plasma growth techniques which yield MOS characteristics comparable to MOS transistor with a gate which was made by the conventional dry oxidation.

Finally it was shown that the difference in the characteristics of the (111) and the (100) transistors of both gate oxide types results from physical effects rather than technological effects, namely it arises from the difference in their respective carrier channel mobilities and not as a result of processing effects.

#### References

- [1] M. Hirayama, K. Sekine, Y. Saito, and T. Ohmi, Technical Digest, 1999, IEDM, Washington, DC, p249.
- [2] T. Sato, Y. Takeishi, and H. Hara, Japan. J. Appl. Phys. 8, p.588 (1969).
- [3] T. Sato, Y. Takeishi, and H. Hara, Physical Review B Vol.4, Number 6, p.1950 (1971).
- [4] T. Yamamoto, N. T. Chien, M. Ando, N. Goto, M. Hirayama, and T. Ohmi, Jpn. J. Appl. Phys., Vol.38, pt. 1, No.4A, 1999, p.2082.

for the same ( $V_g - V_t$ ) is comparable to  $\mu_{pf}(111)/\mu_{pf}(100)$ .  $\mu_{pf}$  indicate the field effect hole mobility within the p-channel. For example in the transistors of Fig. 2(a) and Fig. 2(b), the normalized current ratio of the (111) and (100) transistors in the saturation region for  $V_g - V_t = -2V$  is about 1.3 for both the Kr/O<sub>2</sub> and the dry oxidation gates which is close to the ratio of the respective field effect mobilities in their p-channel transistors[2]. The third point is observed in the linear region of the output characteristics i.e. that the internal resistance of the Kr/O<sub>2</sub> transistors is somewhat higher than that of conventional dry oxidation transistor. However in the case of (100) transistor this difference in the internal resistance is smaller and the curves of both transistors are closely matched. Fig. 2(c) and 2(d) show the normalized drain current ( $I_d/C_{ox}$ ) as a function of the gate