

A-7-2

Ultra Shallow Junction Formation for 80 nm CMOS by Controlling Transient Enhanced Diffusion

K. Ohuchi, K. Adachi, A. Murakoshi¹, A. Hokazono, T. Kanemura,
N. Aoki, M. Nishigohri², K. Suguro¹ and Y. Toyoshima

System LSI Research & Development Center, Toshiba Corporation Semiconductor Company
8 Shinsugita-cho, Isogo-ku, Yokohama, Kanagawa 235-8522, Japan

Phone: +81-45-770-3644, FAX: +81-45-770-3575, E-mail: kazuya.ohuchi@toshiba.co.jp

¹Process & Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company

²Advanced Logic Technology Department, Toshiba Corporation Semiconductor Company

1. Introduction

When MOSFET dimensions are reduced, from the viewpoints of durability of short channel effect (SCE) and reduction of parasitic resistance, ultra shallow and steep junction is more desired. Recently, novel process sequences are reported such as source/drain junction formation prior to extension formation in order to minimize thermal budget for ultra shallow junction (USJ) [1]-[3]. These process sequences, however, contain several difficulties or concern in the sight of mass production such as compatibility with SALICIDE process (especially thermal durability of CoSi₂), boron penetration through thin gate insulator (BP) from prior-doped gate electrodes during USJ formation thermal budget. Moreover, even in these processes, damage recovery and activation anneal of extensions are indispensable and should be optimized. Thus, understanding and controlling of transient enhanced diffusion (TED) are quite essential for USJ formation.

For the sake of low sheet resistance and spreading resistance, high dose implantation for extensions of source/drain junctions is indispensable. This condition increases TED induced by point defects. On the other hand, novel anneal process such as spike anneal or excimer laser light thermal process has developed [4]-[5]. These annealing processes seem to be promising candidates for USJ formation. These processes, however, use totally different apparatuses from conventional RTA, and need a high level of controllability such as millisecond order thermal profile control or surface treatments for laser light absorption.

In this paper, process dependence on short channel effect is presented experimentally and optimization of damage recovery annealing sequence (DRA) by utilizing conventional RTP system is proposed to overcome this problem.

2. Device Fabrication

The process sequences of experiment with Co salicided CMOS technology are shown in Fig. 1. CMOSFETs with physical gate length down to 60 nm and with 2.5nm physical gate oxide thickness were fabricated by using 110 nm CMOS logic process integration technology. Before LPCVD SiN layer deposition for sidewall, shallow extension formation using low energy ion implantation as 2-5 keV BF₂⁺, As⁺ for p- and nMOSFET, respectively, and damage recovery RTA (DRA) of 750-1000°C for 5-30 s were performed. Three kinds of sequence for damage recovery were examined in this work. Sequence "A" as shown in Fig.1, contained simultaneous DRA for n-, p-extension implantation. In the sequence "B", in the meanwhile, samples received different temperature DRA for n-, p extension, separately. Sequence "C" is very similar to sequence "A" except Ge PAI before p-extension implantation. After sidewall formation, n⁺/p⁺ doping of gate and diffusion and activation RTA (A-RTA) of 1000°C for 10 s were performed. Samples were sequentially received Co SALICIDE process.

3. Damage Recovery RTA for USJ

As-implanted arsenic profile was steep such as 20 nm at the concentration of $1 \times 10^{18} \text{ cm}^{-3}$. Profile after 800°C RTA just behind

ion implantation was almost the same as as-implanted profile for arsenic as shown in Fig. 2. In the case of arsenic, however, very fast diffusion occurred during SiN LPCVD for sidewall formation at the temperature of 700°C. Arsenic profile received high temperature DRA is steeper than that of low temperature DRA as shown in Fig. 3. Short channel effect was also improved by around 900°C DRA as shown in Fig. 4(a). In contrast to arsenic case, lower temperature DRA is preferable for boron. In boron case, thermal diffusion (TD) is more prominent than TED. It was recognized that only the samples received DRA of 960°C showed severe threshold voltage roll-off as shown in Fig.4 (b). Dependence of overlap capacitance (C_{ov}) on DRA temperature consists with SIMS profile and threshold voltage roll-off characteristics of MOSFET. C_{ov} of nMOSFET has minimum at 900-950°C as shown in Fig. 5(a). On the contrary, C_{ov} of pMOSFET increased rapidly over 850°C as shown in Fig. 5(a).

Independence of drive current vs. off-state leakage current characteristics from DRA temperature as shown in Fig. 6 means that DRA temperature dependence of threshold voltage roll-off attributes to lateral diffusion of extension that modulates effective channel length rather than 2D profile of extension. Therefore, simultaneous DRA sequence "A" as shown in Fig. 1 is not appropriate for DRA process. For USJ formation, samples should receive higher temperature DRA (DRA-1, 900-950°C) after n-extension implantation and lower temperature DRA (DRA-2, 750-800°C) for p-extension implantation in sequence. In the case of using Ge pre-amorphization (PAI), a threshold voltage roll-off characteristic is greatly improved as shown in Fig. 7. TED is, however, the dominant factor below 900°C shown as Fig. 5(b) even though the case of p-extension. C_{ov} of Ge PAI pMOSFET remains smaller than that of no-PAI samples as shown in the Fig. 5(b). It is speculated that diffusion of boron was retarded by Ge PAI. Therefore, it is experimentally found that p- and n-extension DRA could be summed up into one DRA as shown in Fig.1 sequence "C" owing to using Ge PAI. After optimization DRA, temperature dependence of TED during SiN LPCVD process was investigated. There was very little dependence on deposition temperature observed as shown in Fig. 8. Therefore, optimized DRA enables to prevent TED and make ultra shallow junction.

4. Conclusion

Damage recovery process sequence of source/drain extension was investigated by experimentally from the viewpoint of short channel effect immunity. Optimized damage removal anneal temperature is totally different for n, pMOSFET, respectively. Using Ge pre-amorphization prior to p-extension implantation, these RTA can be summed up to onetime and cut raw process time without causing degradation of short channel effects.

References

- [1] K. Goto, Y. Sambonsugi and T. Sugii, *Symp. on VLSI Tech. Dig.* 1999, p.49
- [2] K. Tsuji, K. Takeuchi and T. Mogami, *Symp. on VLSI Tech. Dig.* 1999, p. 9
- [3] E. Morifuji, et al., *IEDM Tech. Dig.* 1999, p. 649
- [4] S. Shishiguchi, A. Mineji, T. Hayashi and S. Saito, *Symp. on VLSI Tech. Dig.* 1997, p.89
- [5] B. Yu, et al., *IEDM Tech. Dig.* 1999, p. 509

Sequence A

- re-oxidation
- Tilted Halo I/I
- n Extension I/I
- p Extension I/I
- Damage Recovery RTA
- SiN LPCVD
- Sidewall RIE
- n⁺ Source/Drain/Gate I/I
- p⁺ Source/Drain/Gate I/I
- Activation RTA(A-RTA)
- Co/Cap Sputtering
- SALICIDE RTA1
- Selective Metal Etching
- SALICIDE RTA2

Sequence B

- Tilted Halo I/I
- n Extension I/I
- Damage Recovery RTA1
- p Extension I/I
- Damage Recovery RTA2

Sequence C

- Tilted Halo I/I
- n Extension I/I
- Ge PAI + p Extension I/I
- Dual Damage Recovery RTA

Fig. 1 Process sequences of CMOS technology with Co SALICIDE. Sequence B or C is substituted for boxed process module of sequence A.





Fig. 4 DRA temperature dependence on V_{th} roll-off. For nMOSFET, higher DRA is preferable shown as (a). On the contrary, lower temperature is preferable for pMOSFET shown as (b).




Fig. 2 Arsenic profile evolution from as-implanted to final activation RTA for the case of DRA temperature of 800°C.




Fig. 3 Dependence of arsenic profile after activation RTA on DRA temperature.





Fig. 5 Damage recovery RTA temperature dependence on gate-source overlap capacitance. All samples received 1015°C activation RTA after source/drain implantation. (a) Circles or triangles show n- or pMOSFET, respectively. (b) Squares shows pMOSFETs that received Ge PAI prior to p-extension implantation, and circles show no Ge PAI pMOSFETs.





Fig. 6 Damage recovery RTA temperature dependence on I_{on} - I_{off} characteristics.




Fig.7 Impact of Ge PAI in the case of 960°C DRA. Filled symbols show PAI samples and open symbols show no PAI samples.




Fig.8 SiN LPCVD temperature dependence of nMOSFET V_{th} roll-off. All samples received 900°C DRA.